## **Craig Scratchley's ARMO instruction formats**

## May 2021

## **Copyright © 2021 Craig Scratchley**

# **Load/Store Instructions (use memory)**

## **LDRB – LoaD Register Byte**

Syntax:

LDRB <Rd>, [<Rn> + #<offset2>]

RTL: Rd ← Memory[Rn + offset2]

Pl-bit: lond 1 store

			10							
)	7	(6		5	4	3	2	1	0	
_	MEM/nDP	Ĭ	,							
	1	1	-	Rn		R	ld	offset2		

## **STRB – STore Register Byte**

Syntax:

STRB <Rd>, [<Rn> + #<offset2>]

RTL: Memory[Rn + offset2]  $\leftarrow$  Rd

7	6	5	4	3	2	1	0	
MEM/nDP	L							
1	0	ı K	n	R	ld	offset2		

## **Data Processing instructions (do not involve memory)**

#### ADD - ADD

Syntax:

ADD <Rd>, <Rn>, <Rm>

RTL:  $Rd \leftarrow Rn + Rm$ 

7	6	5	4	3	2	1	0
MEM/nDP	opcode1						
0	0	R		R	d	Rm	1

#### MOV - MOVe

Syntax:

MOV <Rd>, <operand>

RTL:  $Rd \leftarrow operand$ 

7	6	5	4	3	2	1	0
MEM/nDP	opcode1	NOT					
0	1	0	I	R	.d	operai	nd*

#### **MVN - MoVe Not**

Syntax:

MVN <Rd>, <operand>

RTL:  $Rd \leftarrow NOT$  operand

7	6	5	4	3 2		1	0
MEM/nDP opcode1		NOT					
0	1	1	I	R	.d	operai	nd*

<sup>\*</sup>operand can either be a 2-bit immediate referred to as immed\_2 (I == 1) or source register Rm (I == 0). Note, immediate data is padded to the left with the bits 000000

Examples: