

Craig Scratchley's ARM0 instruction formats

May 2021

Copyright © 2021 Craig Scratchley

Load/Store Instructions (use memory)

LDRB – Load Register Byte

Syntax:

LDRB <Rd>, [<Rn> + #<offset2>]

RTL: $Rd \leftarrow \text{Memory}[Rn + \text{offset2}]$

7	6	5	4	3	2	1	0
MEM/nDP	L						
1	1	Rn		Rd		offset2	

1: memory /
0: data proc sig
4

L-bit: load 1
store 0

STRB – Store Register Byte

Syntax:

STRB <Rd>, [<Rn> + #<offset2>]

RTL: $\text{Memory}[Rn + \text{offset2}] \leftarrow Rd$

7	6	5	4	3	2	1	0
MEM/nDP	L						
1	0	Rn		Rd		offset2	

Data Processing instructions (do not involve memory)

ADD – ADD

Syntax:

ADD <Rd>, <Rn>, <Rm>

RTL: $Rd \leftarrow Rn + Rm$

7	6	5	4	3	2	1	0
MEM/nDP	opcode1						
0	0	Rn		Rd		Rm	

MOV – MOVe

Syntax:

MOV <Rd>, <operand>

RTL: $Rd \leftarrow \text{operand}$

7	6	5	4	3	2	1	0
MEM/nDP	opcode1	NOT					
0	1	0	I	Rd		operand*	

MVN – MoVe Not

Syntax:

MVN <Rd>, <operand>

RTL: $Rd \leftarrow \text{NOT operand}$

7	6	5	4	3	2	1	0
MEM/nDP	opcode1	NOT					
0	1	1	I	Rd		operand*	

*operand can either be a 2-bit immediate referred to as imm2 (I == 1) or source register Rm (I == 0). Note, immediate data is padded to the left with the bits "000000"

Examples:

MVN R0, #2 ;@ I == 1 0b01110010

MVN R0, R2 ;@ I == 0 0b01100010