Embedded OS Concepts

Embedded OS Implementation

Prof. Ya-Shu Chen
National Taiwan University
of Science and Technology

Objectives

- Understand
 - Context switch
 - Priority-driven scheduling
 - Interrupt handling

Multitasking

- The scheduler switches the attention of CPU among several tasks
 - Tasks logically execute concurrently by sharing the CPU
 - How much CPU share could be obtained by each task depends on the scheduling policy adopted


Task

- Sometimes referred to as a process
 - An active entity that does computation
- From the OS point of view, a task is of a priority, a set of registers, its own stack, and some housekeeping information

Task

A real-time periodic task is basically an infinite loop

- There are 5 task states under uC/OS-2:
 - Dormant, ready, running, waiting, and interrupted.



Kernels

- The kernel is responsible to:
 - The management of tasks
 - Inter-task communication
- The kernel imposes additional overheads on task execution
 - Kernel services take time
 - Semaphores, message queues, mailboxes, timing controls, and etc...
 - Kernel resident in RAM and/or ROM


Context Switch (1/2)

 It occurs when the scheduler decides to switch to a different task


- The scheduler must save the context of the current task and then restore the context of the task-to-run.
 - The context is of a priority, the contents of the registers, the pointers to its stack, and the related housekeeping data

Context Switch (2/2)

- Context switches impose overheads on the execution of tasks
 - Intensive context switches should be prevented because modern processors have deep pipelines and large register files
- For a real-time operating system, we must know how much time it takes to perform a context switch
 - The overheads of context switch are accounted as overheads of high-priority tasks





Low Priority Task High Priority Task OS_TCB OS_TCB OSTCBHighRdy → OSTCBCur → **Low Memory** Low Memory **CPU** SP• R4 R4 **R3** R3 Stack Growth R2 R2 R1 R1 PC PC **PSW PSW High Memory High Memory** 11



Low Priority Task

High Priority Task





Schedulers

- A scheduler is a part of a kernel. It is responsible to choose the next task-to-run
 - Preemptive scheduling or non-preemptive scheduling
 - Priority-driven or deadline-driven
- For priority-driven scheduling, the highestpriority ready task always gains the control of the CPU

Non-Preemptive Kernels (1/2)

- Context switches occur only when tasks explicitly give up control of the CPU
 - High-priority tasks gain control of the CPU
 - This procedure must be done frequently to improve the responsiveness
- Events are still handled in ISR's
 - ISR's always return to the interrupted task

Non-Preemptive Kernels (2/2)

- Free from task ← → task race conditions
 - Non-reentrant codes can be used without protections
 - In some cases, synchronizations are still needed
- Pros: simple and robust
- Cons: Not very responsive. There might be lengthy priority inversions


Low Priority Task (1)**ISR** (2) (3)(4)ISR makes the high priority task ready Time (5) High Priority Task (6)(7)Low priority task relinquishes the CPU

- (1) A task is executing but gets interrupted.
- (2) If interrupts are enabled, the CPU vectors (i.e. jumps) to the ISR.
- (3) The ISR handles the event and makes a higher priority task ready-to-run.
- (4) Upon completion of the ISR, a *Return From Interrupt* instruction is executed and the CPU returns to the interrupted task.
- (5) The task code resumes at the instruction following the interrupted instruction.
- (6) When the task code completes, it calls a service provided by the kernel to relinquish the CPU to another task.
- (7) The new higher priority task then executes to handle the event signaled by the ISR.

Preemptive Kernels

- The benefit of a preemptive kernel is more responsive
 - uC/OS-2 (and most RTOS) is preemptive
 - A high-priority task gains control of the CPU instantly when it is ready (if no resource-locking is done)
- ISR might not return to the interrupted task
 - It might return a high-priority task which is ready
- IPC is needed to protect resources

Low Priority Task



- (1) A task is executing but interrupted.
- (2) If interrupts are enabled, the CPU vectors (jumps) to the ISR.
- (3) The ISR handles the event and makes a higher priority task ready to run. Upon completion of the ISR, a service provided by the kernel is invoked. (i.e., a function that the kernel provides is called).

(4)

(5) This function knows that a more important task has been made ready to run, and thus, instead of returning to the interrupted task, the kernel performs a context switch and executes the code of the more important task. When the more important task is done, another function that the kernel provides is called to put the task to sleep waiting for the event (i.e., the ISR) to occur.


(6)

(7) The kernel then sees that a lower priority task needs to execute, and another context switch is done to resume execution of the interrupted task.

Interrupts

- A hardware event to inform the CPU of an asynchronous event
 - clock tick (triggering scheduling), I/O events, hardware errors.
- The context of the current task is saved and the corresponding interrupt service routine (ISR) is invoked
- The ISR processes the event, and upon completion of the ISR, the program returns to
 - The background for a foreground/background system
 - The interrupted task for a non-preemptive kernel
 - The highest priority task ready to run for a preemptive kernel

TIME



 uC/OS-2 requires an ISR written in assembly, if your compiler does not support in-line assembly.

(1) and (4)→for possible cxt switch

```
YourTSR:
  Save all CPU registers;
                                                             (1)
  Call OSIntEnter() or, increment OSIntNesting directly;
                                                             (2)
  If(OSIntNesting == 1)
                                                             (3)
                                                             (4)
      OSTCBCur->OSTCBStkPtr = SP;
  Clear the interrupting device;
                                                             (5)
  Re-enable interrupts (optional);
                                                             (6)
  Execute user code to service ISR;
  Call OSIntExit();
                                                             (8)
  Restore all CPU registers;
                                                            (9)
  Execute a return from interrupt instruction;
                                                            (10)
```

- (1) In an ISR, uC/OS-2 requires that all CPU registers are saved onto the interrupted task's stack
- (2) Increase the interrupt-nesting counter counter
- (4) If it is the first interrupt-nesting level, we immediately save the stack pointer to OSTCBCur.
 - We do this because a context-switch might occur


- (8) Call OSIntExit(), which checks if we are in the innerlevel of nested interrupts. If not, the scheduler is called
 - A potential context-switch might occur
 - Interrupt-nesting counter is decremented
- (9) On the return to this point, there might be several high-priority tasks ran by the CPU
 - Since uC/OS-2 is a preemptive kernel
- (10) The CPU registers are restored from the stack and the control is returned to the interrupted instruction

```
void OSIntExit (void)
                                                            If scheduler is not
                                                          locked and no interrupt
  OS ENTER CRITICAL():
                                                                  nesting
  if ((--OSIntNesting | OSLockNesting) == 0) {
    OSIntExitY = OSUnMapTbl[OSRdyGrp];
    OSPrioHighRdy = (INT8U)((OSIntExitY << 3) +
             OSUnMapTbl[OSRdyTbl[OSIntExitY]]);
                                                         If there is another high-
    if (OSPrioHighRdy != OSPrioCur) {
                                                            priority task ready
      OSTCBHighRdy = OSTCBPrioTbl[OSPrioHighRdy];
      OSCtxSwCtr++:
      OSIntCtxSw();
                                  A context switch
                                   is performed.
  OS EXIT CRITICAL();
                                                         void OSIntEnter (void)
                                                            OS ENTER CRITICAL();
                                                            OSIntNesting++;
                 Note that OSIntCtxSw() is called
                                                            OS EXIT CRITICAL();
                 instead of calling OS_TASK_SW()
                 because the ISR already saves the
                   CPU registers onto the stack.
```

ISR Processing Time

- ISRs should be as short as possible
- In most cases, an ISR should
 - Recognize the interrupt
 - Obtain data or status from the interrupting device
 - Pass data from devices to a task for follow-ups

Interrupt latency, response, and recovery (Preemptive kernel)



- Periodic hardware event (interrupt) generated by a timer
- The heart-beat of a system
- The higher the tick rate is,
 - the better the responsiveness is
 - the higher the overhead is


- A time source is needed to keep track of time delays and timeouts
- You must enable ticker interrupts after multitasking is started
- Clock ticks are serviced by calling OSTimeTick() from a clock tick ISR
- Clock tick ISR is always a port (of uC/OS-2) of a CPU
 - Since we have to access CPU registers in the tick ISR

```
void OSTimeTick (void)
  OS TCB *ptcb;
                                                                      For all TCB's
  OSTimeTickHook();
  if (OSRunning == TRUE) {
    ptcb = OSTCBList;
    while (ptcb->OSTCBPrio != OS IDLE PRIO) {
      OS ENTER CRITICAL();
                                           Decrement delay-counter if needed
      if (ptcb->OSTCBDly != 0) {
        if (-ptcb->OSTCBDly == 0) {
           if ((ptcb->OSTCBStat & OS STAT SUSPEND) == OS STAT RDY) {
                               |= ptcb->OSTCBBitY;
             OSRdyGrp
             OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
          } else {
             ptcb->OSTCBDly = 1;
                                                If the delay-counter reaches
                                               zero, make the task ready. Or,
                                                  the task remains waiting.
      ptcb = ptcb->OSTCBNext;
      OS EXIT CRITICAL();
```

- OSTimeTick() is a hardware-independent routine to service the tick ISR.
- A callout-list is more efficient on the decrementing process of OSTCBDly.
 - Constant time to determine if a task should be made ready.
 - Linear time to put a task in the list.
 - Compare it with the approach of µC/OS-II?

Callout Queue

- Sorted in time order (soonest first)
- Delta queue



 You can also move a bunch of code in the tick ISR to a user task:

```
void OSTickISR(void)
                                                        void TickTask (void *pdata)
   Save processor registers;
   Call OSIntEnter() or increment OSIntNesting;
                                                           pdata = pdata;
   If(OSIntNesting == 1)
                                                           for (;;) {
   OSTCBCur->OSTCBStkPtr = SP:
                                                           → OSMboxPend(...);
                                                             OSTimeTick();
   Post a 'dummy' message (e.g. (void *)1)
                                                             OS_Sched();
    to the tick mailbox:
   Call OSIntExit();
   Restore processor registers;
                                                              Do the rest of
   Execute a return from interrupt instruction;
                                                                 the work
                                                                                 36
```

Memory Requirements

- Many embedded systems have tight memory-space budget
- RAM requirements can be significantly reduced if
 - Stack size of every task can differently be specified
 - A separate stack is used to handle ISR's. (uC/OS-2 doesn't, DOS does)
- RAM requirement = application requirement + kernel requirement + SUM(task stacks + MAX(ISR nesting))
- RAM requirement = application requirement + kernel requirement + SUM(task stacks) + MAX(ISR nesting)
 - If a separate stack is prepared for ISR's.


Memory Requirements


- We must be careful on the usages of tasks' stacks:
 - Large arrays and structures as local variables
 - Recursive function call
 - ISR nesting
 - Function calls with many arguments

Starting of µC/OS-II

- OSInit() initializes data structures for μC/OS-II and creates OS_TaskIdle().
- OSStart() pops the CPU registers of the highest-priority ready task and then executes a return from interrupt instruction.
 - It never returns to the caller of OSStart() (i.e., main()).


uC/OS-2 Initialization






Starting uC/OS-2

42





OSMapTbl

| Index | Bit mask (Binary) |
|-------|-------------------|
| 0 | 00000001 |
| 1 | 00000010 |
| 2 | 00000100 |
| 3 | 00001000 |
| 4 | 00010000 |
| 5 | 00100000 |
| 6 | 01000000 |
| 7 | 10000000 |

```
Bit 0 in OSRdyGrp is 1 when any bit in OSRdyTbl[0] is 1. Bit 1 in OSRdyGrp is 1 when any bit in OSRdyTbl[1] is 1. Bit 2 in OSRdyGrp is 1 when any bit in OSRdyTbl[2] is 1. Bit 3 in OSRdyGrp is 1 when any bit in OSRdyTbl[3] is 1. Bit 4 in OSRdyGrp is 1 when any bit in OSRdyTbl[4] is 1. Bit 5 in OSRdyGrp is 1 when any bit in OSRdyTbl[5] is 1. Bit 6 in OSRdyGrp is 1 when any bit in OSRdyTbl[6] is 1. Bit 7 in OSRdyGrp is 1 when any bit in OSRdyTbl[7] is 1.
```

·Make a task ready to run:

```
OSRdyGrp |= OSMapTbl[prio >> 3];
OSRdyTbl[prio >> 3] |= OSMapTbl[prio & 0x07];
```

·Remove a task from the ready list:

```
if ((OSRdyTbl[prio \Rightarrow 3] &= \simOSMapTbl[prio & 0\times07]) == 0)
OSRdyGrp &= \simOSMapTbl[prio \Rightarrow 3];
```

```
INT8U const OSUnMapTbl[] = {
  0, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0x00 to 0x0F
  4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                                                         */
                                                  /* 0x10 to 0x1F
  5, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                                                         */
                                                  /* 0x20 to 0x2F
                                                                                         */
  4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0x30 to 0x3F
                                                                                         */
  6, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0x40 to 0x4F
                                                                                         */
  4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0x50 to 0x5F
                                                                                         */
  5, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0x60 to 0x6F
                                                                                         */
  4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0x70 to 0x7F
                                                                                         */
  7, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0x80 to 0x8F
                                                                                         */
  4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0x90 to 0x9F
                                                                                          */
                                                  /* 0xA0 to 0xAF
  5, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                                                         */
  4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0xB0 to 0xBF
                                                                                         */
                                                  /* 0xC0 to 0xCF
  6, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                                                          */
  4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0xD0 to 0xDF
                                                                                         */
  5, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
                                                  /* 0xE0 to 0xEF
                                                                                         */
                                                  /* 0xF0 to 0xFF
  4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0
```

Finding the highest-priority task ready to run:

```
y = OSUnMapTbl[OSRdyGrp];
x = OSUnMapTbl[OSRdyTbl[y]];
prio = (y << 3) + x;</pre>
```

This matrix is used to locate the first LSB which is '1', by given a value.

For example, if 00110010 is given, then '1' is returned.

Summary

- The study of OS concept, we learn something:
 - What a task is?
 - What a interrupt is?
 - How the scheduler works, especially on detailed operations done for context switching
 - How interrupts are serviced in uC/OS-II
 - The initialization and starting of μC/OS-II

See you next class!