{"payload":{"header_redesign_enabled":false,"results":[{"id":"684215854","archived":false,"color":"#e4cc98","followers":0,"has_funding_file":false,"hl_name":"qzxtu/Digital-Logic","hl_trunc_description":"Introduction to VHDL and Digital Logic - Basys 3 and Vivado Projects Repository","language":"Tcl","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":684215854,"name":"Digital-Logic","owner_id":69091361,"owner_login":"qzxtu","updated_at":"2024-03-05T15:40:36.632Z","has_issues":true}},"sponsorable":false,"topics":["website","documentation","fpga","hardware","amd","vhdl","eda","rtl","verilog","xilinx","educational","vivado","xilinx-fpga","educational-materials","xilinx-vivado","constrains","xdc","amd-xilinx"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":65,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aqzxtu%252FDigital-Logic%2B%2Blanguage%253ATcl","metadata":null,"csrf_tokens":{"/qzxtu/Digital-Logic/star":{"post":"N6bFS0JzWO2PXeLHwf9XSbe2fin48EFjN3wBnqyJZsxoPtgTSppS6sburtUEacEaqn0pHrbJHzuGM2rFCxpgMg"},"/qzxtu/Digital-Logic/unstar":{"post":"lO3CY1KSKSntVAT0kwrDpb04XFuk6AsuJ0J-vGGBi8F9VLUNyYzEVQ-PFasmlBeFD6fkEdVheUjfhQJoAA6sIA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"aqOWPOtjN5-zyCVQPdOwySh_LBlsx3vE66cFX9XEIU3eopRjxqdwackHwmW_62IPspXFdp0h8_zXYhox-OUkvw"}}},"title":"Repository search results"}