# COL-216 <u>ASSIGNMENT-4</u> MEMORY REQUEST ORDERING

# Made By

Dishant Dhiman 2019CS10347

R Hari Shankar 2019CS10386

# **DESIGN DESCRIPTION**

The DRAM implementation made in Minor (by Dishant Dhiman) has been used for implementing the Ordering of Memory request. The memory requests are called by the "lw" and "sw" command.

For increasing the performance of the simulator which initially executed all DRAM commands sequentially which now is faster (takes less clock cycles if possible) as all the memory request commands are stored in a vector named dramRequests which contains pair of memory address and PC value as data which allows us to organise the Memory request in an order such that the need to change the row buffer is reduced significantly which directly means less clock cycles due to less row access delays.

A variable is kept to keep track if DRAM memory is active or not.

The exhausted label is used for implementing the DRAM requests in an organised manner which includes changing the memory or register values and updating clock cycles, row buffer etc.

Once these requests are executed then its data is removed from the vector.

We have ensured that this ordering doesn't hamper with the actual result which we would have initially got using the simulator for DRAM memory developed in minor.

The execution of the other functions are similar/same as those implemented before.

#### STRENGTHS OF THIS IMPLEMENTATION

The memory request ordering allows us to execute sw or lw commands in less clock cycle than the initial DRAM implementation as these commands are executed such that the memory changes are made by performing changes in memory having same row buffer in order to reduce clock cycles taken for the row access delay thus enhancing the performance of the simulator.

The ordering also helps to reduce the number of row buffer updates.

These reduction in running time can be seen from the figures given in the testcases.

"dramActive" variable also keeps tabs of the DRAM so that if another DRAM command comes it will wait for the first one to be executed . This prevents cross channelling of the DRAM memory .

The memory changes are also tracked using vector modifiedMemory which are printed at the end of execution.

The check on the row buffer helps to reduce the runtime.

The dramRequests vector keeps an efficient track of the various memory element changes in process.

All the changes in memory, register and clock are given if intermediate values need to be checked.

The output follows the same pattern as given as expected output in the testcase pdf.

Our program works on all the required test formats (Given in preparatory material).

## **WEAKNESS (SHORTCOMINGS) OF THIS IMPLEMENTATION**

If all the commands require access to different rows or same rows of memory then this method will have same clock cycle as the initial implementation.

The program will wait for the previous DRAM access to be executed before the next command can be executed.

Multiple row buffers can be used to increase efficiency.

Non-blocking memory is not implemented which could have increased the efficiency.

#### **HOW TO RUN THE PROGRAM**

- 1) Set your directory to the directory in which the program is present using your terminal/console.
- 2) Now type g++ nonBlocking.cpp -o interpreter.out
- 3) Now type ./interpreter.out <input file> <row access delay> <column access delay> Eg) ./interpreter.out input.txt 10 2
- 4) The input file is the file that contains the MIPS instruction.
- 5) The output will be shown in your console.

#### **OUTPUT FORMAT**

If the input is of correct format then the output will be displayed else an error message will be displayed stating that the input format is incorrect.

#### FORMAT:

All the executed commands with PC values.

Action performed in each cycle

After all the instruction are evaluated the total number of clock cycles, Number of row buffer updates and number of times each instruction is executed is printed in the console.

The memory contents and the register contents are printed after this.

```
Description of the property of
```

Fig: Output for a testcase

## **TESTING STRATEGY**

To check the correctness of our code as an interpreter of the mips assembly language we have used exhaustive test cases so that our program runs correctly in all cases (including corner cases).

#### **Test Cases:**

- When correct format of file is given using only the add ,sub ,mult ,beq ,bne ,slt ,lw ,sw ,addi ,j instructions .
- With multiple lw,sw commands with differing row buffers.
- With multiple lw,sw commands with same row buffers but other instructions in between.

#### **Invalid Input Cases:**

- When input file is not found.
- When input file is empty.
- Incorrect register name is given.
- Syntax error for various instruction.
- Memory used more than 2<sup>20</sup> bytes.
- When instruction other than add ,sub ,mult ,beq ,bne ,slt ,lw ,sw ,addi ,j is used.

All the testcases used to check correctness of program are given in the file testcases.

The expected output are verified both manually and using QtSPIM MIPS.

```
/a testcase
$zero 1000
         Θ
                            addi $s0
                                                1000|
                                                        22
                            addi Ss1
                                                2500
         4
                                        Szero
                                                        22
                                                        19
         8
                            addi $t0
                                        $zero
                                                        19
                            addi $t1
                                        $zero
                            addi $t2
                                                        19
         16
                                        $zero
                                                3|
                            addi $t3 $zero
         20
                                                4|
                                                        19
                            sw $t0 0($s0)
sw $t1 0($s1)
sw $t2 4($s0)
         24
                                              #store 1 at location 1000|
                                                                                     41
         28
                                               #store 2 at location 2500|
                                                                                     41
                                               #store 3 at location 1004|
                                                                                     41
                                    4($50)
4($51) #st
0($50)| 15
0($51)| 15
4($50)| 15
         36
                            sw $t4
                                              #store 4 at location 2504
         40
                            lw $t5
         44
                            lw $t6
         48
                            lw $t7
                                     4($s1)|
                            lw $t8
         52
                                              15
Cycle 1: $s0 = 1000
Cycle 2: $s1 = 2500
Cycle 3: $t0 = 1
Cycle 4: $t1 =
Cycle 5: $t2 =
Cycle 6: $t3 = 4
Cycle 7: DRAM request issued
Cycle 8-19: memory address 1000-1003 = 1
Cycle 20: DRAM request issued
Cycle 21-22: memory address 1004-1007 = 3
Cycle 23: DRAM request issued
Cycle 24-25: $t5 = 1
Cýcle 26: DRAM request issued
Cycle 27-28: $t7 = 3
Cycle 29: DRAM request issued
Cycle 30-51: memory address 2500-2503 = 2
Cycle 52: DRAM request issued
Cycle 53-54: memory address 2504-2507 = 0
Cycle 55: DRAM request issued
Cycle 56-57: $t6 = 2
Cycle 58: DRAM request issued
Cycle 59-60: $t8 = 0
Total Cycles Used: 60
         add
                  0
         addi
         beq
                  0
         bne
         ĺw
         mul
                  0
                  0
         slt
         sub
                  0
         SW
Number of Row Buffer Updates: 6
```

```
./a testcase1.txt
$zero 1000| 22
                                                              addi $s0
                                                                                                                          22
19
                                                             addi $s1 $zero (
addi $s2 $zero
addi $t1 $zero (
addi $t1 $t1 1
                                                                                                       0|
                    8
12
16
                                                                                                                            20
                                                                                                                            19
                                                             addi $t1 $t1 1| 17
sw $t1 0($s0)| 15
addi $s0 $s0 4| 17
addi $s1 $s1 1| 17
st $s3 $s1 $s2| 18
bne $s3 $zero initloop|
addi $s0 $zero 1000| 22
addi $s1 $zero 0| 19
addi $s3 $zero 0| 19
addi $s3 $zero 9| 19
lw $t0 0($s0)| 15
                     24
28
32
36
40
44
48
52
56
                                                                                                                                                25
                                                             60
64
68
72
76
                                                                                                                            18
                                                                                                                            17
                     80
                                                                                                                            18
                     84
 Cycle 1: $s0 = 1000
Cycle 2: $s1 = 0
Cycle 3: $s2 = 10
Cycle 4: $t1 = 0
Cycle 5: $t1 = 1
 Cycle 6: DRAM request issued
Cycle 6: DRAM request issued
Cycle 7-18: memory address 1000-1003 = 1
Cycle 19: $s0 = 1004
Cycle 20: $s1 = 1
Cycle 21: $s3 = 1
Cycle 22: Jumping to address = 16
Cycle 23: $t1 = 2
Cycle 24: DRAM request issued
Cycle 25-26: memory address 1004-1007 = 2
Cycle 27: $s0 = 1008
Cycle 27. 350 = 1000

Cycle 28: $51 = 2

Cycle 29: $53 = 1

Cycle 30: Jumping to address = 16

Cycle 31: $t1 = 3

Cycle 32: DRAM request issued
Cycle 33-34: memory address 1008-1011 = 3
Cycle 35: $s0 = 1012
Cycle 36: $s1 = 3
 Cycle 37: $s3 = 1
Cycle 38: Jumping to address = 16
Cycle 39: $t1 = 4
Cycle 40: DRAM request issued
Cycle 41-42: memory address 1012-1015 = 4
Cycle 43: $s0 = 1016
Cycle 44: $s1 = 4
 Cycle 45: $s3 = 1
```

```
Grile 271: DBAN request issued
(ycle 277:271: $1 = 90
(ycle 278: $1 = 90
(yc
```