#### 332 Advanced Computer Architecture

# Assessed exercise 1: instruction-level-parallelism in RivestâĂŞShamirâĂŞAdleman Cryptography

This is the first of two assessed coursework exercises. Working individually, do the exercise and write up a short report presenting and explaining your results. Submit your work in a pdf file electronically via CATE.<sup>1</sup> The CATE system will also indicate the deadline for this exercise.

#### **Background**

RivestâÂŞShamirâÂŞAdleman (RSA) encryption is a widely used algorithm of protecting data transmissions from being understood by unauthorised parties. The algorithm uses an public-private key-pair such that messages can be encrypted by anyone using the public key, but only those who know the private key can decrypt them. The keys are based on two secret prime numbers p and q, where the product n of the primes is given out publicly. The security is based in the difficulty of calculating the prime factor decomposition of n. Carmichael's totient function<sup>2</sup> is applied to n which since n = pq, can be calculated as  $\lambda(n) = (p-1)(q-1)$ . A positive integer e is then chosen such that it is less than and coprime to  $\lambda(n)$ . Next, d, also less then  $\lambda(n)$ , is chosen as a solution to  $1 = (d \times e) \mod \lambda(n)$ .

The public key is then (e, n) while the private key is (d, n). The primes and  $\lambda(n)$  are no longer needed, but must remain secret.

To encrypt a message m anyone with the public key simply computes  $c=m^e \mod n$ . The cipher C can then be distributed freely. To decrypt c,  $o=c^d \mod n$  is computed. If we sub in  $c=m^e \mod n$  we see that  $o=(m^e)^d \mod n=m$ , and this is proved in the original paper for the interested reader<sup>3</sup>.

This exercise involves running an implementation of RSA under a processor microarchitecture simulator, called SimpleScalar (http://www.simplescalar.com/).

Your task is to find a configuration for a processor core that runs this benchmark using the minimum *total amount of energy*.

# Log into a Department of Computing Linux teaching lab desktop machine

Although it is possible to do this exercise using your own machine, it's actually recommended to use a DoC lab machine - not least so that you can leave it running for hours while you use your own machine for something else!

You will need to connect via ssh remotely. First connect to one of the login servers shell1, shell2, shell3, shell4 — for example as follows:

ssh shell2.doc.ic.ac.uk

<sup>1</sup>https://cate.doc.ic.ac.uk/

<sup>2</sup>https://en.wikipedia.org/wiki/Carmichael\_function

<sup>&</sup>lt;sup>3</sup>https://dl.acm.org/doi/abs/10.1145/359340.359342

Then, from there, connect to one of the DoC lab desktop machines. You are recommended to try texel01, texel02, ... texel44. For example:

```
ssh texel19
```

Not all the texel machines are available — keep trying til you find one (ideally an idle one) 4

# Running the program natively

Copy the exercise's directory tree to your own directory:

```
cd
cp -r /homes/phjk/ToyPrograms/ACA22-23/rsa ./
cd rsa
```

Build the program:

make

This creates several runnable binaries, both for x86 and for SimpleScalar. Now (in this directory) you can run the program:

```
./rsa.x86-test
```

This x86 "test" version prints out what it's doing. You should get a printout showing confirming the algorithm has worked. To run the same code as will be used in Simplescaler, use the "benchmark" version of the program:

```
./rsa.x86-benchmark
```

# Running the test program under the Simplescalar-Wattch simulator

You can now run the program using the simulator using a script that is provided to you:

```
./run-wattch
```

Here we use a small problem size as the simulator is rather slow - this takes about 20 seconds. There is a danger that using such a small size might lead to misleading results, so some care is needed. You can modify the code to use a larger (or even smaller) problem if you wish, but please report results for the default problem size.

The output from running run-wattch consists of four parts:

1. A record of the configuration being simulated (this also documents how to use command-line arguments to change the configuration).

 $<sup>^4</sup>$ a list of all the DoC lab machines is here: https://www.doc.ic.ac.uk/csg/facilities/lab/workstations.

- 2. The output from the simulated program's execution.
- 3. Simulation statistics from the sim-outorder simulator, given the number of simulated clock cycles the program took to run, and many statistics on utilisation of hardware resources including cache miss rates, branch misprediction rates, etc.
- 4. Statistics from the wattch power estimator. Wattch uses the sim-outorder configuration to estimate the energy consumed by the execution. To do this, it uses the statistics to determine how much each unit in the configuration is actually being used.

For your convenience the scripts subdirectory contains some example scripts for running the benchmark — see varyarch, varyarch-energy, varyarch-energy-2params and varyarch-energy-3params, explained below.

# Studying microarchitecture effects

Study the effect of various architectural features on the performance of the benchmark. We are using the SimpleScalar simulator; further details on the processor model can be found at http://www.simplescalar.com/docs/users\_guide\_v2.pdf.

## Parameters interact - RUU and LSQ size for example

Vary the RUU size between 2 and 256 (only powers of two are valid). (Use the provided script varyarch - we are looking at the "sim\_IPC" metric, the number of instructions completed per clock cycle, as modelled by the simulator).

Plot a graph showing your results. Explain what you see. Now do the same but look at the total energy consumed — use the script varyarch-energy.

Now try varying the "lsq" size (you might use the varyarch-energy-2params script). You will see that the lsq size and the ruu size parameters interact.

**Bottleneck:** What microarchitectural structure is limiting the simulated execution speed when running this application in the default simulated architecture? Under what circumstances is it the RUU size? Under what circumstanes is it the LSQ size?

(You may find it helpful to refer to the SimpleScalar documentation to see what these two parameters actually mean - see for example slides 42 and 43 in http://www.simplescalar.com/docs/simple\_tutorial\_v2.pdf).

Race-to-finish doesn't always win: What combination of RUU size and LSQ size leads to the lowest total energy comsumption to complete the computation? The simulator reports the total energy required as "total\_power\_cycle\_cc1" (again you can use the varyarch-energy-2params script).

You will observe that minimising execution time may or may not minimise energy consumption.

### Minimising total energy:

Can you find the "sweet spot" architecture that runs this program with optimum energy efficiency? To be precise: find the simple-scalar configuration which finishes the computation in the minimum total energy. For this step you are invited to change the cache configuration as well as the microarchitecture configuration (but beware that some parameters correspond to unrealistic choices — see below). See the section below on how SimpleScalar's Wattch extension estimates the energy utilisation.

Write your results up in a short report (**not more than four pages** including graphs and discussion). The best solutions will be the ones which report a systematic strategy to find the optimum implementation, and which offer some insight and analysis of the results that you observe.

What to hand in: Submit the pdf of your report *and* a bash script that runs the simulation of the best configuration you were able to find. The CATE system insists that your filenames are exactly RSA-report.pdf and RSA-bashscript.sh.

# **Tools and tips**

The first output to look at from the simulator is "sim\_cycle" - the total number of cycles to complete the run. It's often also useful to look at "sim\_IPC", the instructions per cycle - provided you always execute the same number of instructions. The time taken to perform the simulation "sim\_elapsed\_time" simply tells you how long the simulator took.

Other outputs from the simulator can be helpful in guiding your search - eg "ruu\_full", the proportion of cycles when the RUU is full.

#### How wattch reports energy utilisation

Wattch reports an estimate of the total energy (roughly in nanojoules) required for the computation, tagged with "total\_power\_cycle\_cc1" (the comment on this line is misleading - it *is* energy, not power).

Wattch is documented in this article,

http://www.eecs.harvard.edu/~dbrooks/isca2000.pdf

Figure 5 in the article shows the impact of Wattch's three different clock gating models - "cc1", "cc2" and "cc3". For this exercise you are invited to use "cc1" (this is what the script "varyarch-energy" reports). "cc2" and "cc3" are approximate models reflecting more optimistic/ambitious circuit-level implementations of power optimisation. "cc1" assumes that each unit is is fully on if any of its ports are accessed in that cycle. "cc2" assumes power scales linearly with port usage. "cc3" assumes ideal clock gating where the power scales linearly with port usage as in "cc2", but disabled units are entirely shut off.

#### Parameters that should not be changed

You are invited to change both the microarchitecture and the cache configuration. Note that the "perfect" branch predictor is not a real thing — it is a simulation trick to help

you understand the scope for performance improvement through better branch prediction. Similarly, the "-issue:wrongpath" option must be true — setting it false is not realistic. Note that some simplescalar parameters make arbitrary changes to assumptions about the latency of operations — they are not architectural choices — eg "-fetch:speed" (speed of front-end of machine relative to execution), and "-fetch:mplat" (extra branch mis-prediction latency). Please do not change "mem:width" and "res:memport". The "spec\_update" parameter changes at what stage the predicator can be updated (where ID is at the decode stage and WB is at the writeback stage) — but its power estimation appears to be buggy, so don't use it. If you do find more anomalies, let us know!

Paul Kelly, Imperial College London, 2022