Genus[™] Synthesis Solution

Course Version 16.2

Lab Manual Revision 1.0

cādence°

© 1990-2016 Cadence Design Systems, Inc. All rights reserved.

Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence trademarks, contact the corporate legal department at the address shown above or call 1-800-862-4522.

All other trademarks are the property of their respective holders.

Restricted Print Permission: This publication is protected by copyright and any unauthorized use of this publication may violate copyright, trademark, and other laws. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. This statement grants you permission to print one (1) hard copy of this publication subject to the following conditions:

The publication may be used solely for personal, informational, and noncommercial purposes;

The publication may not be modified in any way;

Any copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement; and

Cadence reserves the right to revoke this authorization at any time, and any such use shall be discontinued immediately upon written notice from Cadence.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence customers in accordance with, a written agreement between Cadence and the customer.

Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

2 December 20, 2016

Table of Contents

Genus Synthesis Solution

Module 1:	About This Course	7
	There are no labs for this module	9
Module 2:	Overview of Genus Synthesis Solution	11
	There are no labs for this module	13
Module 3:	Genus Synthesis Solution Fundamentals	15
Lab 3-1	Running the Basic Synthesis Flow	17
	Lab Directory Structure	18
	Starting Genus [™]	18
	Loading Libraries and Designs	19
Lab 3-2	Navigating the Design Hierarchy	22
	Design Hierarchy	22
	Filtering Objects by Type and Name	22
	Filtering Objects Based on Attribute Value	23
	Using Procedures	23
Lab 3-3	Reading SDC Constraints	25
	Reading SDC Constraints	25
	Debugging Failed SDC Constraints	25
	Analyzing Missing SDC Constraints	26
Lab 3-4	Synthesizing the Design and Using the Graphical Interface	27
	Synthesizing the Design	27
	Viewing Logical Hierarchy, HDL and Schematic	29
	Generating Reports	32
	Summary	36
Lab 3-5	Accessing Common UI GUI Using Legacy Mode	37
	Starting the Genus Common UI GUI Using Legacy Shell	37
	Exploring Different Viewers of GUI	39
Module 4:	Datapath Synthesis (Optional)	47
Lab 4-1	Running Datapath Synthesis (Optional)	49
	Datapath Synthesis	49
	Summary	50
NA - 1-1- 5	Pul on Poston Connector	F4
Module 5:	Debug Design Scenarios	
	There are no labs for this module	33
Module 6:	Genus Physical Synthesis	55
Lab 6-1	Exploring Optimization Strategies Using PLE	
	Setting PLE Mode and Optimization Attributes	
	Running Generic Synthesis	
	Mapping to a Target Library	
	Optimizing the Design	
	Generating and Analyzing Reports	
	Saving Synthesis Results	
	Summary	61

Lab 6-2	Running Physical Synthesis	62
	Starting the Lab	62
	Loading Libraries and Designs	62
	Running Physical Synthesis in Genus	62
	Modifying the Floorplan	64
	Floorplan Editing Options	71
	Summary	72
Module 7:	Low-Power Optimization	73
Lab 7-1	Running Low-Power Synthesis	75
	Using Clock Gating	
	Setting Up the Environment	
	Enabling Clock Gating	
	Loading Designs	
	Setting Power Optimization Attributes	
	Annotating the RTL-Switching Activity	
	Running Generic Synthesis	
	Running and Reporting Low-Power Synthesis	
	Annotating Gate-Switching Activity (Optional)	
Module 8:	Test Synthesis	81
Lab 8-1	Running Scan Synthesis	
Lab 6-1	Setting Up the Environment	
	Setting Up for Scan Synthesis	
	Checking DFT Violations	
	Inserting Shadow DFT Logic	
	Running Scan Synthesis	
	Configuring the Scan Chains	
	Connecting Scan Chains	
	Writing Design DFT Outputs	
Module 9:	Logic Equivalence Checking	89
	There are no labs for this module	
Module 10:	Interfacing with Other Tools	93
Lab 10-1	Interfacing with Other Tools	
240 10 1	Changing the Names of Design Objects	
	Removing Assign Statements from the Netlist	
	Controlling the Bit-Blasting of Bus Ports	
	Ungrouping the Hierarchy	
	Generating Interface Files for Other Tools	
Appendix A:	Advanced Synthesis Features	99
	There are no labs for this appendix	
Appendix B:	Genus Synthesis Solution Constraints (Optional)	103
Lab B-1	Applying Genus Synthesis Solution Constraints (Optional)	
	Setting Up the Environment	
	Setting Clocks	
	Applying External Delays	

	Setting Ideal Drivers	107
	Applying Path Exceptions	107
	Setting Design Rule Checks	108
Appendix C:	Genus Common UI	111
	There are no labs for this appendix	113
Appendix D:	Solutions to Labs	115
	Lab 3-1: Running the Basic Synthesis Flow	118
	Lab 3-2: Navigating the Design Hierarchy	119
	Lab 3-3: Reading SDC Constraints	120
	Lab 3-4: Synthesizing the Design and Using the Graphical Interface	122
	Lab 4-1: Running Datapath Synthesis	123
	Lab 6-1: Exploring Optimization Strategies Using PLE	124
	Lab 7-1: Running Low-Power Synthesis	127
	Lab 8-1: Running Scan Synthesis	128
	Lab 10-1: Interfacing with Other Tools	129
	Lab B-1: Applying Genus Synthesis Solution Constraints (Optional)	130

Module 1: About This Course

About This Course

There are no labs for this module

Module 2: Overview of Genus Synthesis Solution

Overview of Genus Synthesis Solution

There are no labs for this module


Module 3: Genus Synthesis Solution Fundamentals

Genus Synthesis Solution Fundamentals

Lab 3-1 Running the Basic Synthesis Flow

Objective: To run the basic synthesis flow for a design.

The sample design provided with this module is a Verilog description of a *dual-tone multifrequency* (DTMF) receiver. In a telephone network, DTMF is a common in-band signaling technique used for transmitting information between network entities. DTMF signals are commonly generated by touch-tone telephones.



You need the following files to run the synthesis:

- Synthesis library
- Verilog or VHDL netlist, preferably at the RTL level
- Constraints

Genus Synthesis Solution Fundamentals

Lab Directory Structure

The lab directory structure is as shown here:

```
ls genus labs/
   captable/
                  //Contains lab captable file for PLE
   constraints/
                  //Contains SDC (constraint) files
   def/
                  //Contains the floorplan DEF file
                  //Contains additional information
   etc/
                  //Contains the libraries
   libraries/
   power/
                  //Contains CPF files
   rt1/
                  //Contains HDL files
   sim/
                  //Contains simulation files and TCF files from simulation
   tcl/
                  //Contains the backup of all scripts
   work/
                  //This is where you run your labs
```

Starting Genus™

1. Change to the *work* directory by entering this command:

```
cd genus labs/work
```

2. Start the software in Legacy mode by entering this command:

```
genus -legacy ui -legacy gui
```

You can type commands interactively at the legacy genus:/> shell prompt.

The command shell that starts the Genus is dedicated to the Genus (legacy_genus) Legacy mode shell and Legacy GUI. You must view files in a separate terminal window and not in the Genus shell.

3. Write a template file.

```
write template -split -outfile run.tcl
```

This creates a *run.tcl* and a *setup_run.tcl* file. These two files are used to run the synthesis and optimization of this design.

4. Open a separate terminal window and change to the *work* directory.

```
cd genus_labs/work
vi ../tcl/setup_run.tcl
```

You can use your favorite editor to view the ../tcl/setup_run.tcl file.

Genus Synthesis Solution Fundamentals

The *setup_run.tcl* contains all the variables needed for the design. The following list shows a few of the important variables from the *setup.tcl* file:

- The *DESIGN* variable is set to *dtmf_recvr_core*.
- The *RTL_LIST* variable is set to the list of *RTL/HDL* files.

You can use these and other variables from the *setup.tcl* file to complete the commands in the *run.tcl* file that you generate later in this section.

The search paths to point to the directories are as follows:

```
set_attribute init_lib_search_path {../libraries/...} /
set_attribute script_search_path {../tcl} /
set attribute init hdl search path {../rtl} /
```

Tip: When writing Tcl, multiple directories must be separated by a space and enclosed in double quotes or flower braces. (Cases where variables must be used, use double quotes.)

Loading Libraries and Designs

1. Source the setup file.

```
source ../tcl/setup run.tcl
```

• This file has the attribute that sets the library:

```
set attribute library $LIB LIST /
```

The *library* attribute is set at the root level.

Tip: You can get help on all the library attributes by entering:

```
get attribute -help *library* *
```

Tip: You can use the *get_attribute* command to get help on any attribute.

List the libraries that are loaded into Genus.

Answer:

Use the *ls* command.

Example: *ls /libraries*

For this lab, you can ignore the warnings printed by the tool.

Are all the libraries specified by the \$LIB_LIST from setup.tcl read in correctly?

Answer:

• This file has the attribute that sets the LEF library to turn PLE on:

```
set_attribute lef_library $LEF_LIST /
set_attribute cap_table_file $CAP_TABLE_FILE /
```

The physical layout estimation (PLE) is automatically set to *ple* when you read an LEF file. Use *get_attribute interconnect_mode* to check the wire delay estimation method used by the tool.

Genus Synthesis Solution Fundamentals

Hereafter, instead of sourcing the *run.tcl*, execute, use the individual commands to identify and understand them.

2.	Read the	RTL files	using the	e following	command:

```
read hdl $RTL LIST
```

You can ignore the warning messages.

3. Elaborate the design.

```
elaborate $DESIGN
```

When you elaborate the design, it displays some warning messages. In a real design scenario, you typically attend to the messages in detail.

Also, the elaboration must finish with the "Done elaborating..." message.

In this lab, you look for unresolved instances.

Most messages you see are CDFG-#. You can find these messages later in the /messages directory of the *genus* shell.

ign?
3

Resolving all the design references is very important before proceeding to synthesis, so that your synthesis results are accurate. Also, you will not be wasting your time doing hours of synthesis without having all the proper design files.

4. Check for **unresolved** references.

check_design -unresolved

Are there any unresolved instances?

Answer:

5. Identify the missing module.

What is the name of the module that is missing?

Answer:

Do you remember the difference between a module and an instance?

6. Locate the RTL file containing the missing module.

Which UNIX directory are the RTL files located in?

Genus Synthesis Solution Fundamentals

	Answer:
	Which file contains the module definition for the missing module? Answer:
7.	Modify the <i>setup_run.tcl</i> to include the missing RTL file in the \$RTL_LIST variable
8.	Resolve the unresolved instances.
	a. Delete the design from the memory of the tool. rm \$DESIGN
	Important: If there are multiple top-level designs in your <i>/designs</i> directory, then delete all of them before reading the designs.
	b. Source the updated <i>setup_run.tcl</i> file, read the RTL, and elaborate the design.
	source/tcl/setup_run.tcl (updated)
	read_hdl \$RTL_LIST
	elaborate \$DESIGN
	Is the elaboration done and complete?
	Answer:
	Do you have one top-level design?
	Answer:
	If the answer is no , repeat this entire step.
	Note: You can repeat previous commands from the history by using your arrow keys.
9.	Do <i>not</i> close the software.
	End of Lab


Genus Synthesis Solution Fundamentals

Lab 3-2 Navigating the Design Hierarchy

Objective: To use the navigational commands to explore the hierarchy and to view the attributes of design objects.

Design Hierarchy

The following figure illustrates the hierarchy of the design objects.



The directory structure within the Genus Legacy shell is similar to the UNIX directory structure. Make sure you enter your commands in the legacy_genus shell.

Filtering Objects by Type and Name

1. List all the attributes of a design object in the design hierarchy by entering:

Notice that this *ls* command works just like the UNIX command in Genus Legacy mode.

Genus Synthesis Solution Fundamentals

Also, notice that the wild characters like * are allowed in the command usage.

You can also use the *more* command to break up the output.

```
more ls -la
```

- 2. As in the previous step, find the attributes of the following design objects:
 - subdesign tdsp_core
 - instance EXECUTE INST
 - port refclk
 - port reset (top-level port)
 - pin reset in the EXECUTE_INST instance

Filtering Objects Based on Attribute Value

1. Check for latches in your design by entering:

```
filter latch true [find / -instance *]
```

2. Find the ports that are bidirectional.

```
filter direction inout [find / -port *]
```

Notice that the *direction* attribute has values other than *true* or *false*.

3. Change to the top-level design directory.

```
cd /designs/dtmf recvr core
```

4. Navigate through the design hierarchy and the subdirectories and list the attributes of some of the design objects.

Using Procedures

You can use the Tcl language to write and use command procedures that perform scripting functions.

- 1. Open a separate window and examine the **list_subdes**.*tcl* file in the *tcl* directory.
 - The Tcl-based script finds all the subdesigns in the design.
- 2. In the Genus shell, change back to the root directory.

cd

3. Load the **list_subdes.tcl** script into the Genus by entering:

```
include list subdes.tcl
```

Genus Synthesis Solution Fundamentals

4.	Enter	the	foll	lowing	command:

list subdes

This command returns a list of all the subdesigns.

What is the difference between using this procedure and a simple find command that lists all the subdesigns in the design?

Answer:

Many such procedures are in the *load_etc.tcl* file in the software installation directory. Use *include load_etc.tcl* to load these procedures into the Genus.

5. Do *not* close the software.



Genus Synthesis Solution Fundamentals

Lab 3-3 Reading SDC Constraints

Objective: To read the SDC constraints of your design into the software and to debug any constraint issues and problems.

In this lab, you read and debug SDC constraints.

Reading SDC Constraints

1.	Read	the	constraint	file
1.	rvuu	uiv	COMBUIL	1110

Debugging Failed SDC Constraints

- 1. Open a separate window and examine the ../constraints/constraints.sdc file.
- 2. You can write these errors into a file by entering this command:

```
echo $::dc::sdc failed commands > failed.sdc
```

The syntax errors are not reported by this command.

The transcript and the log file reports the errors and the reasons.

- 3. Optional Step.
 - a. Fix the syntax errors and the failed commands.

If you need help, refer to the Constraints Appendix in your lecture book.

b. Save the fixed commands into the *constraints.sdc* file.

Note: To reset the timing of the design, use the *reset_design* command.

c. To read the constraints again, reset the timing of the design and read the updated SDC file.

```
reset_design
read_sdc ../constraints/constraints.sdc (updated file)
```

Genus Synthesis Solution Fundamentals

Are there any errors?			
Answer:			
If the answer is yes, repeat this step.			

4. If you did not complete the previous optional step, read the constraints using the following commands:

```
reset_design
read sdc ../constraints/dtmf recvr core.sdc
```

Analyzing Missing SDC Constraints

1. Check for any missing constraints by entering:

```
Check_timing_intent

What types of messages are reported?

Answer:

Are there any real missing constraints?

Answer:

If any, how would you fix the missing constraints?

Answer:
```

In this lab, you do not have to fix these missing constraints.

2. Do *not* close the software.



Genus Synthesis Solution Fundamentals

Lab 3-4 Synthesizing the Design and Using the Graphical Interface

Objective: To synthesize your design and to use the graphical interface to debug your design.

Synthesizing the Design

1. Set the Generic Synthesis effort using attribute.

```
set_attribute syn_generic_effort medium
```

By default, generic synthesis is run using *medium* effort.

2. Synthesize the design to generic gates. It takes a list of top-level designs and synthesizes the RTL blocks to generic gates using the given constraints and performs RTL optimization.

```
syn generic
```

3. Set the effort level for mapping to technology library and optimization.

```
set_attribute syn_map_effort medium
set attribute syn opt effort medium
```

4. Synthesize the design to technology gates and optimize it.

```
syn_map
syn opt
```

This command maps the design to the cells described in the supplied technology library and performs logic optimization.

When you synthesize the design, the tool shows you informational messages on how your synthesis is being done. You can also view the log file in a separate window to view the same results.

In a real design scenario, you typically attend to these messages in detail.

5. Report the synthesis results.

report_qor
Is the design meeting timing?
Answer:
What is the total area and power of the design?
Answer:,
What is the total run time and memory usage to this point?
Answer:,

Genus Synthesis Solution Fundamentals

- 6. Write out the following:
 - The netlist

```
write hdl > ${DESIGN} lab1.v
```

The constraints

```
write sdc > ${DESIGN} lab1.sdc
```

Cadence[®] Genus Synthesis Solution does not use a database. Changes to the netlist and constraints are *not* written out unless explicitly specified.

Viewing Logical Hierarchy, HDL and Schematic

When the synthesis is complete, run the following steps to use the graphical interface.

1. View or unhide the graphical interface.

The interface displays four main windows:

- Hierarchy window
- HDL window
- Schematic window
- Layout window (This window is enabled after placement with the Genus_*Physical*_opt license or if you read in a DEF file along with the LEF files.)

These windows are dynamically refreshed to identify the logical hierarchy you are currently in.

2. View the contents of the *Schematic* window.

You can control the attributes to be displayed by choosing File - Preferences -Schematic.

a. Click and drag towards the **bottom-right corner** in the window.

This action zooms into the area.

- b. After you zoom in, use the arrow keys on the keyboard to pan across the schematic window.
- c. Use the *Search* icon to find the **RESULTS_CONV_INST** instance.



d. Click **RESULTS_CONV_INST** to select it.

Use the \mathbf{f} key to fit the schematic into the window if you zoom into the wrong area.

e. Double-click RESULTS_CONV_INST.

The hierarchical instances under RESULTS_CONV_INST are shown in the schematic window.



f. Select any instance, pin, or net. Then, hold the mouse over the design object.

The name of the design object is displayed.

Genus Synthesis Solution Fundamentals

Note: If you modify the schematic display preference, by choosing File –

Preferences – Schematic, then the information such as power domains are displayed along with the object's name. You can then choose File –


Preferences –Save Preferences to save the graphical interface preferences in the ~/.cadence/genus.gui file. The next time Genus is started, it uses the saved preferences.

g. Click and drag towards the **bottom-left corner** in the window.

This action zooms out of the area.

- 3. View the contents of the **Hierarchy** tab.
 - a. Click **RESULTS CONV INST** [results conv] to select it.
 - b. **Right**-click **RESULTS_CONV_INST** [results_conv].

A pop-up menu appears.




In order for the cross-probing between the windows and the HDL to work, you must set the *hdl_track_filename_row_col* attribute to *true* before elaborating the design. For this lab, this attribute has been set through the *setup_run.tcl* file.

- c. **Right**-click *dtmf_recvr_core*, select **Open In Object Browser**.
 - Browse through each category by clicking the + symbol.

This option expands each category to show the design objects under that category. If the category listed is a design object, then the software also shows the set of attributes that are set or computed for that design object.



Genus Synthesis Solution Fundamentals



• Choose *PLLCLK_INST* under /designs/dtmf_recvr_core/instances_comb.

The attributes of *PLLCLK_INST* are displayed.

Is this	instance	a blackbo	x or a tin	ning model?
Answe	er:			

Genus Synthesis Solution Fundamentals

Generating Reports


1. Choose **Timing – Report – Worst Slack**.

A window displays the worst path and the schematic of the worst path with all the instances in the critical path.


- a. Explore the timing report.Notice that the critical path is extracted and the components are shown.
- b. On the left of the timing window, click the **Options** button.



c. In the *Timing Report Options* window, choose **Show timing bar** and click **OK**.




This shows you a timing bar.



Genus Synthesis Solution Fundamentals

If the **Show schematic** option is also chosen, it displays the corresponding schematic window below timing bar.



- d. Using the mouse, hover over each segment in the timing bar. The tool shows the corresponding instance.
- e. **Middle**-click to select the objects in the timing bar to view the object's name in the textual report.




What type of library cell is causing the worst delay in the worst path?

Answer:

- f. Click **Close** to close the window.
- 2. Choose **Timing Report Endpoint Histogram**.

A window pops up.




- a. Set the Maximum Count to 50 and click Apply.
- b. **Double**-click one of the histograms.



Genus Synthesis Solution Fundamentals

Another window pops up with all the paths. You can view the most critical path for that slack group and the corresponding schematic view.


- c. Click the worst path to select it.
- d. Go to extreme left and click the **Options** tab.
- e. A window pops up. Choose **Show timing bar** and click **Apply**.
- f. **Middle**-click to select the objects in the timing bar to view the object's name in the textual report.





3. Choose **Timing – Report – Timing Lint**

A window pops up.



What types of issues are being reported?

Answer:

- 4. Choose **Power Report Detailed Report**.
 - a. A window pops up.
 - b. Choose a depth of 1 and click **OK**.

Genus Synthesis Solution Fundamentals



- c. A depth of **1** allows you to view the report for the top level and the blocks directly under the top level.
- d. View the report.

Note: Switching power is the combination of internal power and net power. The total power dissipated by the design is the sum of switching power and leakage power of the design.

Which is worse for this design: Leakage Power or Switching (Dynamic power)?
Answer:
What is the block that dissipates the most power?
Answer:

5. Choose **Power – Report – Instance Power Usage**.

This shows the relative power dissipation of the blocks directly under the top-level design in the form of a pie chart.

What is/are	the worst instance(s) for this design?
Answer:	
What is the	percentage power that the block(s) dissipate(s)?
Answer:	

- 6. Explore the rest of the menus.
 - The File Report Datapath menu shows reports for area, components and MUXes.
 - The DFT menu shows reports for scan synthesis. A scan must be performed for most of these reports to work.
 - The **File Report Netlist Statistics** menu allows you to view the reports for type, instances, area and area percentage.
- 7. Close the software by entering:

exit

Genus Synthesis Solution Fundamentals

Choose **Control-c** to stop some optimization commands from further execution. Control-c also closes the software when pressed twice within five seconds. Make sure you close the software by using the *exit* command and not using Control-c.

Summary

The labs in this module run the basic synthesis flow. The navigation helps you in redirecting your efforts to the most important aspects of your design.



Lab 3-5 Accessing Common UI GUI Using Legacy Mode

Objective: To explore common UI GUI using Genus Legacy mode.

Genus now supports a new Graphic User Interface which is aligned with the Innovus GUI to provide support for the Common User Interface.

Starting the Genus Common UI GUI Using Legacy Shell

1. Change to the *work* directory by entering this command:

```
cd genus labs/work
```

2. Start the software in Legacy mode by entering this command:

```
genus -legacy ui
```

Important: Do not use *legacy_gui* while launching software to use Common UI GUI capabilities.

You can switch to the legacy GUI by launching Genus with the *-legacy_gui* option.

3. Source the script which runs setup and synthesize the design.

```
source ../tcl/cui gui run.tcl
```


4. Open the GUI using:

```
gui show or gui raise
```

The new GUI contains these main features:

- Menu bar
- Viewers
 - Design Browser
 - Layout Viewer
 - Schematic Viewer
 - HDL Viewer
 - Object Attributes
- Layer Control
- Toolbar
- Status Bar

Genus Synthesis Solution Fundamentals




Genus Synthesis Solution Fundamentals

Exploring Different Viewers of GUI

- 1. View the contents of the *Schematic* Viewer.
 - a. Use the *Search* icon to find the **RESULTS_CONV_INST** instance.


b. Click *RESULTS_CONV_INST* to select it.

Use the \mathbf{f} key to fit the schematic into the window if you zoom into the wrong area.






Genus Synthesis Solution Fundamentals



c. **Double**-click **RESULTS_CONV_INST**.

The hierarchical instances under *RESULTS_CONV_INST* are shown in the schematic window.




Genus Synthesis Solution Fundamentals

- d. Select any instance, pin, or net. Then, hold the mouse over the design object. The name of the design object is displayed.
- 2. View the contents of the Design Browser.

The Design Browser is categorized based on object types. The following are major categories:

- Hier Cell
- Modules
- Terms
- Nets
- StdCells
- Search bar
- Status bar
- a. Click on the + sign next to different categories and explore the objects.




Genus Synthesis Solution Fundamentals


3. Explore cross probing in the Design browser.

To cross-probe any object, **right**-click on the object name. This opens the context menu. From the context menu, you can choose to cross probe the design in the HDL Viewer or the Schematic Viewer.

a. **Right**-click on **DIGIT_REG_INST** under Modules to open a new HDL and Schematic view.



Genus Synthesis Solution Fundamentals




- 4. Explore Object Attributes.
 - a. Click on the + sign to open the Object Attribute viewer.



The *Object Attributes* displays the values of the attributes of an object or of the complete design.

Genus Synthesis Solution Fundamentals

b. Explore different attributes and their values in this view.




- 5. Explore the HDL Viewer.
 - a. Click on the + sign to open HDL viewer.

This viewer helps to view the RTL and cross-probe the design across other viewers. To cross probe the design from the HDL Viewer, cross probing needs to be enabled from the toolbar.

b. Open an HDL file by clicking the **Open HDL** file icon in the toolbar




c. Select file accum_stat.v to open it.




Genus Synthesis Solution Fundamentals

d. Content of the file will get displayed in the HDL viewer.



6. Explore different reporting tabs present in the Menu bar.



7. Exit the software by entering:

exit



Module 4: Datapath Synthesis (Optional)

Datapath Synthesis (Optional)

Lab 4-1	Running	Datapath S	vnthesis ((Optional)

Objective: To run data path synthesis on the design to analyze the data path components.

Datapath Synthesis

This design is with hierarchically separated, related operators.

1. Change to the lab directory by entering:

```
cd genus labs/work
```

2. Start Genus[™] with the following command:

```
genus -legacy ui -legacy gui -f ../tcl/template.dp.tcl -log dp.log
```

This step takes about five minutes.

The *suspend* commands are added in the script to allow reviewing the various stages of the flow. Use *resume* to continue the script execution, according to the given instructions.

3. When run gets suspended for the first time, enter the command:

report_dp	
What data path components can you see?	
Answer:	
Are there any external MUXes present?	
Answer:	
What is the percentage of data path modules before synt	thesis?
Answer:	
What is the cell area for data path modules at this stage	?
Answer:	

4. Continue with the run using the command:

resume

5. When run gets suspended again, generate a data path report after generic synthesis and compare the result with the report after elaboration

Are there a	ny external	MUXes	present	now?
Answer:				

Datapath Synthesis (Optional)

	Is there any change in percentage of data path modules compared to the previous report?
	Answer:
	What is the cell area for data path modules now? Answer:
6.	Continue with the run using the command: resume
7.	Once the run is finished, analyze the synthesis log.
	Has the tool done any carrysave optimization? Answer:
	How many CSA groups are created during carrysave optimization? Answer:
8.	Close the software.

Summary

In this lab, you have run *carrysave* optimization on the related operators.

The tool automatically overrides the hierarchies and performs ungrouping on smaller modules to improve optimization during *syn_map*. This can be controlled by the *auto_ungroup* attribute.



Module 5: Debug Design Scenarios

Debug Design Scenarios

There are no labs for this module

Module 6: Genus Physical Synthesis

Genus Physical Synthesis

Lab 6-1 Exploring Optimization Strategies Using PLE

Objective: To synthesize and optimize the design, to analyze the synthesis results, and to use the PLE mode to generate wire delay.

Setting PLE Mode and Optimization Attributes

In this section, you set the PLE mode to determine wire delays.

1. Change to the *work* directory.

```
cd genus labs/work
```

- 2. View the **setup.opto.tcl** and **ple_run.tcl** files in the *tcl* directory and make sure the following commands are listed and uncommented:
 - Read the LEF library and the capacitance tables into the software:

```
set_attribute lef_library <LEF_LIST> /
set attribute cap table file <CAP TABLE FILE> /
```

These commands automatically set the *interconnect_mode* attribute to *ple*.

3. Start the software by entering this command:

```
genus -legacy ui -legacy gui -f ../tcl/ple run.tcl -log ple.log
```

This command loads the libraries, reads the design, elaborates the design, and reads the constraints.

4. List the cost groups in /designs/dtmf_recvr_core/timing/cost_groups.

Cost groups are automatically generated for each *create_clock* encountered in the SDC file by the *read_sdc* command.

Genus Physical Synthesis

Running Generic Synthesis

1.	Report the datapath components in the design. report_dp
	List a few types of datapath components from the report. Are there any merged components? Answer:
	At this point, the design is in an elaborated stage, and you should not see any merged components.
2.	Run a generic optimization of the design using <i>medium</i> effort.
	This step takes about five minutes on Linux machines.
	List a couple of the optimizations reported by the tool. Answer:,
3.	Report the datapath components in the design again. report dp
	List a few types of datapath components from the report. Are there any merged components?
	Answer:,
Марр	ing to a Target Library
1.	Map the design using medium effort.
	set_attribute syn_map_effort medium
	syn_map
	This step takes about five minutes on Linux machines.
	You can view the several stages in the synthesis process as it runs. You can also check the log file for a log of the synthesis process.
	What is the target slack for the m_clk cost group?
	Answer:
	What is the Global Incremental target slack for m_clk cost group? How does it compare to the previous target slack at Global Mapping Target Info (% difference in terms of clock period)?
	Answer:,
	Note: A target slack difference within 10% can be considered a good target. Otherwise, check the constraints for any unrealistic numbers before

proceeding any further.

Genus Physical Synthesis

	What is the total negative slack (Group Total Worst Slacks) after the optimization step?
	Answer:
Optimizi	ng the Design
1.	Run commands.
	set_attribute syn_opt_effort medium
	syn_opt
	This step takes about five minutes on Linux machines.
	What is the worst timing slack reported for the m_clk cost group?
	Answer:
	What is the end point reported for the worst slack?
	Answer:
	What is the total area of the design after optimization?
	Answer:
	What is the total power of the design after optimization?
	Answer:
	Report the timing of the design.
1.	What is the worst delay listed on the report with a fanout listed? What is the name
	of the instance with this delay? What library cell of this instance?
	Answer:,
	How does the delay of this instance compare to instances with similar library cells that have similar or lesser fanout?
	Answer:
	Use the following commands to help determine the delays of cells.
	filter libcell [find /lib* -libcell BIGFANCELL] [find /des* -instance *]
	report_timing -through [find / -instance BIGFANINST]
	Note: Here BIGFANCELL is used as a general name for the instance with fanout. Use the actual instance name that you got from the timing report when you run the filter and report_timing commands.
2.	Report the timing to the EXECUTE_INST/acc_reg[6]/D pin.
	What is the timing slack on this report?

Genus Physical Synthesis

	Answe	er:	
	Use the following command to pipe to the <i>report</i> command:		
	find	[find / -inst EXECUTE_INST/acc_reg[6]] -pin D	
	Does t	his path have any timing exceptions?	
3.	Report the	design rule violations by entering:	
	repor	t_design_rules	
	Are the	ere any design rule violations?	
	Answe	er:	
4.	Report the	gate count by entering:	
	repor	t_gates	
	What i	s the total instance count?	
	Answe	er:	
5.	-	power consumption of the design by entering: t power -depth 1	
	What is the total leakage power consumption of the design?		
	Answe		
	What is the total dynamic power consumption of the design?		
	Answe		
	What i	s the block that consumes the most power?	
	Answe	er:	
	Note:	The design includes some RAM and ROM modules. Because they are custom blocks (hard macros), Genus Synthesis Solution does not modify their structure during the compiles. These blocks are still resolved and timed correctly, and their power consumption and area are included in the various reports.	
6.	Report the	quality of results by entering:	
	repor	t_qor	
7.	View the r	reports to find the following information:	
	Cell (l	eaf instance) count in the design	
	Answe	er:	
	Cell ai	rea	
	Answe	or:	

Genus Physical Synthesis

Number of sequential elements		
Answer:		
Is there a t	ming violation?	
Answer:		

Saving Synthesis Results

1. Save the design files by entering:

```
write design -base name outputs/$DESIGN $DESIGN
```

2. Close the software.

Summary

In this lab, you synthesized the design using the PLE mode.



Genus Physical Synthesis

Lab 6-2 Running Physical Synthesis

Objective: To run physical synthesis.

Starting the Lab

1. Start the Genus legacy using the following commands:

```
genus -legacy_ui -legacy_gui -f ../tcl/phys_run.tcl -log phys.log
```

2. Review the **phys_run.tcl** file in detail.

The following are a few important attributes:

- innovus_executable
- invs_temp_dir
- invs_preload_script
- invs_postload_script

Loading Libraries and Designs

The initial set of commands load the libraries, LEF files, captable file, read the HDL files, and elaborate them; constraints and DEF files are read. Run is suspended after setting the cost groups.

Important: At this point, if you resume the script by entering *resume* you can skip entering the commands from this section. Just check the results in the log file or the reports directory.

Running Physical Synthesis in Genus

1. Set the directory for the files and database from the Genus-P run. It contains the database before going to Innovus[™] and after coming from it.

```
set attribute invs temp dir innovus tmp dir /
```

In this lab, you do not modify any Innovus attributes. Therefore, you provide dummy scripts for postload, preload, and pre-export attributes for Innovus.

2. Provide dummy preload and postload scripts for the Innovus run.

```
set attribute invs preload script dummy pre load /
```

This sets the path of the script that is sourced first when Innovus starts.

```
set attribute invs postload script dummy post load /
```

Specifies the script to include in the Implementation setup file after the setup steps (after the libraries, design, user constraints, and user modes are loaded).

Genus Physical Synthesis

```
set attribute invs preexport script dummy_pre_export /
```

Specifies the script to include in an Innovus batch file prior to data export (that is after placement, trial route, and statistics generation are completed, but before leaving Innovus).

3. The following attribute is can be set to invoke Innovus from within Genus (Optional).

```
set_attr innovus_executable /cds/Innovus161/bin/innovus /
OR
set_attr innovus_executable <Path to Innovus Installation>/bin/innovus /
```

Important: Even if you start with the default license and do not set the Innovus executable or invoke Genus with Physical option, then when the "-physical" option is used during synthesis, Genus checks out the Physical license.

4. Run Generic level physical synthesis to place the design.

```
set_attribute syn_generic_effort medium
syn generic -physical
```

5. Synthesize the design to gates and optimize it with physical capability.

```
set_attribute syn_map_effort medium
syn_map -physical
set_attribute syn_opt_effort medium
syn opt -physical
```

6. Generate reports of the placement statistics and summary report table.

```
write_reports -outdir $_REPORTS_PATH -tag final
report summary -outdir $ REPORTS PATH
```

7. Write out the design.

```
write design -innovus -gzip -base name ${ OUTPUTS PATH}/final/${DESIGN}
```


Genus Physical Synthesis

Modifying the Floorplan

1. Open the GUI using the following command:


2. Click the **Layout** tab.

This gives you the floorplan of the design with the standard cells and macros placed in it.




Genus Physical Synthesis

Tip: You can modify the physical display preference by choosing File – Preferences – Layout. Then choose Physical Preferences and click Ok/Apply to save the graphical interface preferences in the ~/.cadence/genus.gui file.




The next time the Genus is started, it uses the saved preferences.

3. In the hierarchical window, right-click dtmf_recvr_core and select Highlight Physical → Hierarchical Instances.



Genus Physical Synthesis

You see the module highlighted in the physical view.




- 4. In the layout window, click on any instance to select it.
- 5. Click and drag towards the bottom-right in the window to zoom into the area.
- 6. Use the arrow keys on the keyboard to pan across the physical window and scroll the view left, right, up, and down.
- 7. Show the critical path in the physical view.

```
report timing -physical -gui
```

Genus Physical Synthesis


This highlights the critical path in the physical view with airlines connecting all the cells in that path, which helps in finding congestion in the reported path.



Genus Physical Synthesis


8. View the fanout of any pin or port. (Type the entire name on one line.)

fanout -gui [find / -inst TDSP CORE INST/EXECUTE INST/acc reg[3]] -pin Q]




Genus Physical Synthesis

Click the **Utilization** icon to check the area utilization map.
 The utilization map shows the utilization area in a colored format.
 Zoom in to an area and you will find the percentage number denoting the color.




Genus Physical Synthesis

10. **Right**-click a design object and select **Connectivity Airlines** to view its direct logical connections.



Genus Physical Synthesis

11. **Right**-click a design object and select **Steiner Tree** to view routing information.



Floorplan Editing Options

1. In the Layout window, click the **Edit Mode** button. You see new edit options enabled in the physical window.




- 2. Test the options available in the **Edit Mode** to do the following:
 - Move object
 - Delete object
 - Flip object vertically or horizontally
 - Rotate object clockwise or anticlockwise

Genus Physical Synthesis

3. Run the following command at the prompt after you complete any of the above tasks:

check placement

You should see violations highlighted if you have overlapping placed instances.



4. Exit the tool.

exit

Summary

In this lab, you ran physical synthesis and applied techniques to view the floorplan in the GUI.



Module 7: Low-Power Optimization


Low-Power Optimization

Lab 7-1 Running Low-Power Synthesis

Objective: To insert clock gating for power optimization and to optimize the leakage and dynamic power.


Using Clock Gating

The clocking strategy (following circuit) ensures that it updates the flip-flop every clock cycle even though the *eval_data* signal is valid when the enable line goes high.



Gating Circuit Using MUX for Data

You can optimize the circuit above for power consumption, ensuring that the flip-flop is clocked, only when the eval_data line is validated with the enable signal if the clock is gated like the Clock-Gating Circuit in the following figure.



Low-Power Optimization

The variable *lp_insert_clock_gating*, if set to one, enables clock gating during elaboration. The tool automatically chooses the library cell for the clock gating if no clock-gating cell is specified.

Using the clock-gating feature requires a different approach at the elaboration stage. Before the additional clock-gating code is brought into the design, the Cadence[®] Genus[™] Synthesis Solution environment has to be modified to enable clock gating.

Setting Up the Environment

In this section, you set the environment of the synthesis session, load the RTL files, and elaborate the top-level design.

1. Change to the *work* directory:

```
cd genus labs/work
```

2. Start the software by entering:

```
genus -legacy ui -legacy gui -f ../tcl/template.lp.tcl -log lps.log
```

Enabling Clock Gating

In this section, you set the variables to enable low-power synthesis and tell the Genus the style of clock gating to use before elaboration.

1. Enable clock-gating features by entering:

```
set attribute lp insert clock gating true /
```

It is important to enable clock gating before elaborating your design.

Loading Designs

1. Read the design and elaborate by entering:

```
read_hdl $RTL_LIST
elaborate $DESIGN
```

2. Read the constraint file.

```
read_sdc ../constraints/dtmf_recvr_core.sdc
```

Make sure the constraints file has no errors. The log file reports the errors and the reasons.

Low-Power Optimization

Setting Power Optimization Attributes

Low-power synthesis is included as part of the synthesis process.

1. Set the leakage power optimization effort.

```
set attribute leakage power effort medium /
```

2. Set the maximum dynamic power attribute.

```
set_attribute max_dynamic_power 100 $DESIGN
```

3. Specify the optimization weight for dynamic power versus leakage power.

```
set attribute lp power optimization weight 0.5 $DESIGN
```

You see a warning about skewed total power calculation. At this time, it is best to decide what your final number might look like and calculate the weight based on that. From experience from the previous labs for this design, the leakage power is less than 1% for this design for this technology. So, let's set it to the following:

```
set_attribute lp_power_optimization_weight 0.99 $DESIGN
```

You should not see any warnings now.

4. Set the clock-gating style by entering:

```
set attribute lp clock gating style latch $DESIGN
```

The *lp_clock_gating_style* variable tells the software to use a clock-gating cell with a *latch*.

Annotating the RTL-Switching Activity

At this stage, you run the simulation of the design and generate the toggle count format (TCF) file using a simulation tool. The ../sim/sim.opt file and the ../DESIGN/rtl/dtmf_recvr_core_test.v file are provided as inputs to the Verilog-XL simulator. However, in this case, the TCF file is generated for you. The TCF file determines the exact power consumption of the design.

1. View the ../sim/top.hier.rtl.tcf file.

The generated TCF contains two sets of numbers. One represents the probability of the signal, and the other represents the number of times the signal has toggled. The net and instance probabilities are given separately.

2. Read the RTL TCF file into the Genus.

```
read tcf ../sim/top.hier.rtl.tcf
```

Low-Power Optimization

3.	From the log file, gather the following information:
	What is the total number of nets in the design?
	Answer:
	What is the coverage of this TCF?
	Answer:
Runn	ing Generic Synthesis
1.	Synthesize the design to generic logic
	set_attribute syn_generic_effort medium
	syn_generic
2.	Report the power consumption of the design by entering:
	report_power -depth 0
	What is the estimated total power of the design?
	Answer:
Runn	ing and Reporting Low-Power Synthesis
1.	Synthesize the design:
	set_attribute syn_map_effort medium
	syn_map
	set_attribute syn_opt_effort medium
	syn_opt
	Multi-VT optimization and leakage power optimization are run at this stage.
	This step takes about five minutes in Linux. To get the CPU run time, use the <i>cpu_runtime</i> root attribute.
2.	Report the clock gating.
	report_clock_gating
	How many clock-gating instances are inserted?
	Answer:
3.	Report the power consumption of the gates by entering:
	report_gates -power
	How many instances are from High-Vt library?
	Answer:

Low-Power Optimization

	How many instances are from the normal library? Answer:
4.	Report the power consumption of the design by entering:
	report_power -depth 1
	What is the total leakage power consumption of the design? Answer:
	What is the total dynamic power consumption of the design? Answer:
	What is the total power consumption of the design? Answer:
	You can change the unit of power by entering:
	set_attribute lp_power_unit mW /
	The power annotation during mapping is not affected by the <i>lp_power_unit</i> attribute.
5.	Report the data path information by entering:
	report_dp
	Are there any data path modules? If so, what type? Answer:
6.	Report the area and the timing of the design.
	What is the area of the design? What is the worst timing slack of the design? Answer:,
Annot	ating Gate-Switching Activity (Optional)
using a provide	stage, you run the gate-level simulation of the design and generate the gate-level TCF file simulation tool. The/sim/sim_gate.opt and the/rtl/dtmf_recvr_core_test.v files are ed as inputs to the Verilog-XL simulator. However, in this case, the TCF file is generated for the TCF file determines the exact power consumption of the design.
1.	View the/sim/top.hier.gates.tcf file.
2.	Read the gate-level TCF file into the Genus.
	What is the coverage of this TCF?
	Answer:

Low-Power Optimization

3. Report the power.

This is a more accurate estimation of your power considering the gate-level TCF is accurate to your design.

What is the total power consumption of the design after reading the gate-level TCF?

Answer:			

4. Write out the mapped netlist.

```
write hdl > dtmf chip.lps.v
```

5. Close the software.

exit



Module 8: Test Synthesis

Test Synthesis

Lab 8-1 Running Scan Synthesis

Objective: To insert scan chains and to improve the testability of a design.

Setting Up the Environment

In this section, you set the environment of the synthesis session, load the RTL files, and elaborate the top-level design.

1. Change to the *work* directory:

```
cd genus labs/work
```

2. Start the software and set the environment by entering:

```
genus -legacy ui -legacy gui -f ../tcl/setup dft.tcl -log dft.log
```

This loads the Verilog files for the design, elaborates the top-level module and reads constraints.

Setting Up for Scan Synthesis

At this stage, you define the DFT constraints, incrementally synthesize the design, and connect the scan chains. Notice in the script that some of attributes have been set for you.

For example, the Tcl script sets the DFT controllability for the PLL for the design.

```
set_attribute dft_controllable "PLLCLK_INST/refclk non_inverting"
PLLCLK INST/clk1x
```

1. Set the scan style to MUX scan.

```
set_attribute dft_scan_style muxed_scan /
```

2. Set the DFT signals for the design.

```
define_shift_enable -active high scan_en
define_test_mode -active high test_mode
define_test_clock scan_clk
```

The *shift_enable* and the *test_mode* options are necessary when you define the test constraints.

3. Report the DFT setup by entering:

```
report scan setup
```

Test Synthesis

Checking DFT Violations

1.	Check the DFT rules by entering:
	check_dft_rules
	Verify that all the registers have passed the DFT rules.
	Are there any violations? If so, what are the types of the violations? Answer:
	How many registers pass the DFT rule checks? Answer:
	Answer:
2.	Fix any DFT violations in your design.
	Use the <i>fix_dft_violations</i> command.
Inser	ting Shadow DFT Logic
	AM and ROM blocks used in this design are untestable logic. You add shadow logic around testable modules to complete the scan chain.
1.	Synthesize to generic logic.
	set_attribute syn_generic_effort medium
	syn_generic
2.	Use the shadow DFT logic to build testability around the logic connected to the RAM by entering:
	add_shadow_logic -auto -test_control test_mode
	This inserts the shadow logic for the RAM* and the ROM* instances.
3.	Rerun the DFT rule checker.
	How many registers pass the DFT rule checks?
	Answer:

Test Synthesis

Running Scan Synthesis

Mapping to scan is included as part of the synthesis process.

You can set the scan map mode to specify what types of flops to convert to scan flops. When you set the scan map mode to *tdrc_pass*, you convert the flip-flops (DFF*) that pass the DFT rule checker to scan flip-flops (SDFF*).

```
set_attribute dft_scan_map mode tdrc pass /des*/dtmf recvr core
```

Because this is the default setting, you can skip it for this session.

1. Synthesize the design:

```
set_attribute syn_map_effort medium
syn_map
set_attribute syn_opt_effort medium
syn opt
```

Mapping to scan is automatically run at this stage.

This step takes about five minutes in Linux and 15 minutes in Solaris. To get the CPU run time use the *cpu_runtime* root attribute, or use the *timestat* command.

2. Report the status of the DFT registers.

```
report_scan_registers

How many flops are scan flops?

Answer:
```

Configuring the Scan Chains

1. Set the scan input and output ports by entering:

```
define_scan_chain -name chain1 -create_ports -sdi tdi -sdo tdo
```

The -create_ports option creates new ports for the scan chains.

2. Set the minimum number of scan chains required by entering:

```
set_attr dft_min_number_of_scan_chains 2 /designs/$DESIGN
```

3. Preview your scan chains to check your configuration and make sure they are correct.

```
connect_scan_chains -auto_create_chains -preview
How many scan chains are created?
Answer:
How many flops are in each scan chain?
Answer:
```

Test Synthesis

Are al	Are all the scan inputs and outputs defined? What are they?			
Answe	er:			
Note:	The DFT prefix in the scan chain names can be changed by the dft_prefix			
	root attribute.			

Connecting Scan Chains

After you are satisfied with your scan configuration output, you can connect the scan chains.

1. Connect the scan chains with this command:

```
connect scan chains -auto create chains
```

2. Report the scan chains, the scan registers and check the scan connections.

```
report_scan_chains

Are there any lockup latches in the scan chains? Why or why not?

Answer:
```

3. Run incremental synthesis by entering:

```
syn opt -incremental
```

Incremental optimization fixes any timing violations caused by the scan insertion and fixes any DRC violations.

4. Report the quality of results.

```
report_qor
```

Writing Design DFT Outputs

1. Save the design and constraint files to Innovus $^{\text{TM}}$.

```
write_design -innovus -base_name FINAL/$DESIGN
```

2. Create the ATPG files for your design.

```
write_dft_atpg_other_vendor_files -stil > $DESIGN.stil.atpg
```

3. Save the scan DEF file.

```
write scandef > $DESIGN.scanDEF
```

Test Synthesis

4. Write the scan abstraction mode.

write_dft_abstract_model > \$DESIGN.scanAbstract

Important: Do not close the software. You continue this session in the next lab.



Module 9: Logic Equivalence Checking

Logic Equivalence Checking

There are no labs for this module

Module 10: Interfacing with Other Tools

Interfacing with Other Tools

Lab 10-1 Interfacing with Other Tools

Objective:

To write a netlist that interfaces with place-and-route tools by changing the names of design objects, eliminating assign statements, and blasting the bits of bus ports.

Continue from the previous lab session and complete the post synthesis processing of the netlist.

Changing the Names of Design Objects

In this section, you change names of all subdesigns using *LAB*_ as a prefix to match with the names of the place-and-route tools.

1. Change the names of all the subdesigns to add the *LAB*_ prefix:

```
update names -subdesign -prefix LAB
```

2. Save the mapped netlist with the changed names:

```
write hdl > LAB names.v
```

3. Open the *LAB_names.v* and confirm that the subdesign names are changed.

Removing Assign Statements from the Netlist

In this section, you remove assign statements that are not recognized by the place-and-route tools.

- 1. Open *LAB_names.v* and confirm that the assign statements are present.
- 2. Remove the assign statements and constants in your design by entering:

```
set attribute remove assigns true /
```

Ideally, the *remove_assigns* attribute must be specified before optimization.

3. This command allows each constant assignment to be replaced with a tie cell.

```
set_attribute use_tiehilo_for_const duplicate /
```

4. This command allows TIEHI and TIELO cells to be used to tie the change constant assignments.

```
set attribute avoid false [find / -libcell TIE*]
```

Interfacing with Other Tools

5. This command allows BUFX8MTH to be used for wire assignments.

```
add_assign_buffer_options -buffer_or_inverter \
   [find / -libcell BUFX8MTH]
```

6. Synthesize design incrementally:

```
syn opt -incremental
```

Note: Normally, you set the *remove_assigns* attribute and corresponding settings before running optimization so that you do not have to run incremental optimization again.

What is the	timing	slack	and	the	area	of the	desigi	1?
Answer:								

7. Save the netlist by entering:

```
write hdl > LAB noas.v
```

8. Open *LAB_noas.v* and confirm that the assign statements have been removed and replaced with a buffer or a tie cell.

Controlling the Bit-Blasting of Bus Ports

A review of the netlist shows that multibit signals are shown only as vectors in the module port definitions.

1. Open the bit map of the port and show each bit individually rather than as vectors:

```
set_attribute bit_blasted_port_style %s_\{%d\} /
set_attribute write_vlog_bit_blast_constants true /
set attribute write vlog bit blast mapped ports true /
```

Some place-and-route tools require the ports to be bit-blasted, and these are automatically generated through the *write_hdl* command.

2. Save the netlist by entering:

```
write hdl > LAB bb.v
```

3. Open *LAB_bb.v* and confirm that the ports in the module definitions have been broken into bits.

Interfacing with Other Tools

Ungrouping the Hierarchy

1. Create a report summary to view the hierarchy.

```
report_hierarchy
```

2. Prevent the *tdsp_core* and *results_conv* modules from being flattened by entering:

```
set_attribute preserve 1 [find / -subdesign *results_conv]
set attribute preserve 1 [find / -subdesign *tdsp core]
```

3. Ungroup the design and report the hierarchy to confirm the ungrouping results by entering:

```
ungroup -all -flatten
report_hierarchy
How many top-level hierarchical instances now exist in the design?
Answer:
```

Generating Interface Files for Other Tools

1. Save the design files by entering:

```
write_hdl > $DESIGN.final.v
write sdc > $DESIGN.final.sdc
```

2. Write the Conformal® LEC software data files by entering:

```
write_lec_script -revised $DESIGN.final.v -log rtl2final.lec.log >
   rtl2final.lec.do
```

3. Write the Innovus[™] Implementation System data files.

```
write_design -innovus -base_name final/$DESIGN
```

4. Close the software:

exit



Appendix A: Advanced Synthesis Features

Advanced Synthesis Features

There are no labs for this appendix

Appendix B: Genus Synthesis Solution Constraints (Optional)

Genus Synthesis Solution Constraints (Optional)

Lab B-1 Applying Genus Synthesis Solution Constraints (Optional)

Objective: To set the Cadence® Genus™ Synthesis Solution constraints, such as clocks, external delays, false paths, and multicycle paths, after

elaboration and before synthesis.

This lab provides some practice on native Genus Synthesis Solution constraints.

Setting Up the Environment

In this section, you set the environment of the synthesis session, load the RTL files, and elaborate the top level.

1. Change to the *work* directory by entering:

```
cd genus labs/work
```

2. Start the software by entering this command:

```
genus -legacy_ui -legacy_gui -f ../tcl/template.opto.tcl -log con.log
```

This command loads the libraries, reads the design, and elaborates it.

3. Run is suspended after elaborating the design. Stop at this point and follow the instruction in the next section for constraints. (If you want to move ahead, you can resume the run and read out sdc, synthesize the design, and write out the output files.)

Note: The *tcl/constraints.tcl* file contains all the constraints necessary for the labs. You can copy and paste the constraint commands from the *constraints.tcl* file to avoid typing. You must delete the failed constraints using the *rm* command and re-enter all the corresponding failed commands manually.

Genus Synthesis Solution Constraints (Optional)

Setting Clocks

The system clock *refclk* goes to a PLL that produces the generated clocks *clk1x* at the same frequency and *clk2x* at half the frequency of the port clock *refclk*.

These clocks feed the *TEST_CONTROL_INST*, which selects between the scan and regular clock for each of the modules in the design.

1	C 4.1	, 1 1	1 1	1	
	Set the	ton-level	CIOCK	hv	entering:
1.	Det the	top icver	CIOCK	υy	chiching.

	<pre>define_clock -p 6000 -name refclk [find /des* -port refclk]</pre>
Cł	neck the attributes of the clock constraint under /des*/dtmf_recvr_core/timing.
	Is it set as a clock? Is the constraint set on the right port? Answer:
	Is the period set correctly? What is the waveform? Answer:
	What other attributes of the clock can be set here? Answer:

- 2. Model a fall transition and rise transition on the *refclk* clock of **20ps** on the rise and fall edges.
- 3. Define the internal clocks of the design.
 - a. Define a clock with a period of **6000ps** on the m_clk pin of the $TEST_CONTROL_INST$ instance.
 - b. Define clocks with a period of **12000ps** on the following pins:

```
m_rcc_clk, m_spi_clk, m_dsram_clk, m_ram_clk, and m_digit_clk under the TEST_CONTROL_INST instance.
```

To remove a constraint, use the rm command on the exact constraint.

4. Set the source and network latency of **2000ps** on all the internal clocks by entering:

```
set_attribute clock_source_late_latency 2000 [find / -clock m*clk]
set attribute clock network late latency 2000 [find / -clock m*clk]
```

5. Model an uncertainty of **250ps** on all clocks.

```
set attribute clock setup uncertainty 250 [find / -clock *]
```

Genus Synthesis Solution Constraints (Optional)

Applying External Delays

1. Set the input delay of **500ps** on all input ports and an output delay of **500ps** on all output ports with respect to the *refclk* clock.

```
external_delay -input 500 -clock refclk [all_inputs]
external_delay -output 500 -clock refclk [all_outputs]
```

2. Find the external output delay on the *tdigit[0]* port from a suitable report of timing.

Answer:	
Use report_	timing -to [find / -port port_name].

Setting Ideal Drivers

1. Set the *refclk* to ideal driver to avoid applying design rule constraints to it.

```
set attribute ideal driver true [find /des* -port refclk]
```

In the Genus Synthesis Solution, the clock ports do not accept any delay setting. Therefore, the delay setting does not need to be specifically deleted.

2. Set the *reset* to ideal driver to avoid applying design rule constraints to it:

```
external_delay -input 0 -clock refclk [find /des* -port reset]
set attribute ideal driver true [find /des* -port reset]
```

Applying Path Exceptions

In this section, you set path exceptions, such as false and multicycle paths.

1. Set the false paths in the design so that the software does not waste any optimization cycles on these paths by entering:

```
path_disable -from [find / -port reset]
path_disable -from [find / -port test_mode]
path_disable -from [find / -port scan_en]
path_disable -from [find / -port spi_data]
path_disable -from [find / -port spi_fs]
```

2. Set up the multicycle paths in the design to the corresponding cycles of the data.

```
multi_cycle -to [find [find / -inst EXECUTE_INST] -inst acc_reg* ] \
    -launch_shift 0 -capture_shift 2 -name ACC_REG_SLOW

multi_cycle -to [find [find / -inst EXECUTE_INST] -inst p_reg* ] \
    -launch shift 0 -capture shift 2 -name P_REG_SLOW
```

Genus Synthesis Solution Constraints (Optional)

```
multi_cycle -to [find [find / -inst EXECUTE_INST] -inst ov_flag_reg*] \
    -launch_shift 0 -capture_shift 2 -n OVFLAG_REG_SLOW
```

The launch shift and the capture shift define the amount of cycles for the slow logic path. A launch shift of zero and a capture shift of two add one additional cycle.

3.	Verify if the exception to the instance ov_flag_reg* is applied and name the clock
	that drives the flip-flop from a suitable report of timing.

Answer:			
Allowel.			

Setting Design Rule Checks

1. Set the capacitance loading on all output ports at the top level to *two times* the load capacitance on the PAD pin of the *PDIDGZ* library cell.

```
set cap [get_attr load [find [find /lib* -libcell PDIDGZ] -libpin PAD]]
set attribute external pin cap [expr 2*$cap] [all outputs]
```

A nested set of find commands locates the *load* attribute of the pin and assigns it to a variable called *cap*.

The Tcl expression $[expr \ x * y]$ specifies the capacitance load on the $external_pin_cap$ attribute of the output ports.

2. Use *ls -l -a* or *get_attribute* on the *tdigit_flag* output port and get the value of the external pin capacitance.

Answer:	
What is the	unit for capacitance?
Answer:	

3. The external driver attribute on all input ports point to the *PDO04CDG* library cell.

```
set_attribute external_driver [find [find /lib* -libcell PD004CDG] \
    -libpin PAD] [all inputs]
```

4. Remove the driver settings from the *reset* and the *refclk* pins.

```
set_attribute external_driver "" [find /des* -port reset]
set attribute external driver "" [find /des* -port refclk]
```

This is usually done to prevent the buffering of the large nets during design rule fixing. You might want to add clock trees for these nets later in the design cycle.

5. Set *max_fanout* to **15** on all input pins by entering:

```
set attribute max fanout 15 [all inputs]
```

Genus Synthesis Solution Constraints (Optional)

6. Remove the *max_fanout* setting from *refclk* and *reset* pins by entering:

```
set_attribute max_fanout "" [find /des* -port reset]
set attribute max fanout "" [find /des* -port refclk]
```

The *max_fanout* setting is a design rule check that creates a violation for nets that exceed a specified fanout limit.

7. Check for any missing constraints by entering:

```
check_timing_intent

Identify the missing constraints. Does this problem need fixing? If so, how would you fix the problem?

Answer:
```

The syntax errors are not reported by this command. The log file reports the errors and the reasons.

- 8. Synthesize the design and write out output files.
- 9. Close the software.



Appendix C: Genus Common UI

Genus Common UI

There are no labs for this appendix

Appendix D: Solutions to Labs

Solutions to Labs

Lab Solutions

The solutions for this lab are provided using the 16.2 base version, GENUS Version: 16.20-p004_1 build. The solutions might differ slightly with other versions or builds. Therefore, the answers are listed as approximate (~) values.

Solutions to Labs

Lab 3-1: Running the Basic Synthesis Flow

In the Loading Libraries and Designs section:

List the libraries that are loaded into Genus.

Answer: pllclk, rom512x16A_slow, ss_hvt_1v08_125c, ram_256x16_slow, and ss_g_1v08_125c

Are all the libraries specified by the \$LIB_LIST from setup.tcl read in correctly?

Answer: Yes. All the libraries specified by the \$LIB_LIST variable in the **setup.tcl** file should be loaded correctly.

In the Elaborating the Design section:

List the designs that are loaded into Genus.

Answer: dtmf_recvr_core

Is there only one top-level design?

Answer: Yes

Are there any unresolved references or blackboxes in the design?

Answer: Yes, ACCUM STAT INST

Are there any unresolved instances?

Answer: Yes

What is the name of the module that is missing?

Answer: accum_stat

Which UNIX directory are the RTL files located in?

Answer: As defined by the *hdl_search_path* they should be in genus_*labs*/rtl.

Which file contains the module definition for the missing module?

Answer: *accum_stat.v*. The *accum_stat.v* file is missing. Add it to the RTL_LIST variable in the setup.tcl file and rerun elaboration.

Is the elaboration done and complete?

Answer: If the steps are followed correctly, the elaboration step should complete by saying, "Done elaborating..." and there should be no

missing modules.

Do you have one top-level design?

Answer: If the steps are followed correctly, the elaboration step should result in only one design. You can check this using *ls /designs/*.



Solutions to Labs

Lab 3-2: Navigating the Design Hierarchy

In the Filtering Objects by Type and Name section:

As in the previous step, find the attributes of the following design objects:

Answers

subdesign tdsp_core

```
ls -la [find / -subdesign tdsp core]
```

instance EXECUTE INST

```
ls -la [find / -instance EXECUTE INST]
```

port refclk

```
ls -la [find / -port refclk]
```

port reset (top-level port)

```
ls -la [find / -port reset]
```

pin reset in the EXECUTE_INST instance

```
ls -la [find / -instance EXECUTE_INST] -pin reset]
```

In the Using Procedures section:

What is the difference between using this procedure and a simple find command that lists all the subdesigns in the design?

Answer: The *dirnames* are not displayed. You see a list of subdesign base names and they are shown one on each line.



Solutions to Labs

Lab 3-3: Reading SDC Constraints

Are there any syntax errors? If so, what are they?

Answer: There are 2 syntax errors.

Command failed at line 420: *set_mx_transition* must be set_max_transition.

Command failed at line 426: The option *-lbirary* should be *-library* for

the set wire load model command.

In Line 425 of constraint.sdc

The interconnect_mode attribute is automatically set to ple when physical information is read, and attribute 'wireload mode' here is set to 'top' hence Error.

In Line 426 of constraint.sdc

```
set_wire_load_model "TSMC_13k_Conservative" -library "ss_1v08_125c.lib"
```

Could not find any such library with name "ss_1v08_125c.lib" in the present directory structure.

Comment these lines (425 and 426) as interconnect_mode attribute is set to ple.

Are there any other failed commands? If so, what are they?

Answer: The *set_input_delay* and the *set_output_delay* commands should fail because of the missing clock definition. You can fix them using the following command:

```
create_clock -name "m_digit_clk" -add -period 16.0 -waveform {0.0 8.0}
  [get pins TEST CONTROL INST/m digit clk]
```

In the Debugging Failed SDC Constraints section:

Are there any errors?

Answer: If you read the *dtmf_recvr_core.sdc*, you should have no failed

commands or syntax errors. If you are reading your own

constraints.sdc, make sure there are no further errors before you

proceed.

In the Analyzing Missing SDC Constraints section:

What types of messages are reported?

Answer: Missing clocks, missing input and output delay definitions (a.k.a.

external delays), inputs without external driver/transition and outputs

without external load.

Are there any real missing constraints?

Answer: Yes, in a real design scenario these missing constraints could actually

be a problem. Clock definition is missing for the p_clk port of the PM_INST. This can be ignored for now, because this is a power

module which has not been completely designed.

Solutions to Labs

TDSP_DS_CS_INST gets a defined clock m_clk, but it is gated with a data signal. You can define these gated clocks in your constraints.

Missing external delays. Some of these ports have no real connections in the RTL, so they can be ignored until placement or routing.

If any, how would you fix the missing constraints?

Answer: You can define a new clock constraint for each of these missing clocks. You can also define the external delays for each port.

But, you do not fix the rest of the constraints in this lab. Let's assume that you delegated this issue to logic design/verification group.



Solutions to Labs

Lab 3-4: Synthesizing the Design and Using the Graphical Interface

In the Synthesizing the Design section:

Is the design meeting timing?

Answer: Yes

What is the total area and power of the design?

Answer: $\sim 0.246970 \text{ mm}^2$, $\sim 15.888 \text{ mW}$

What is the total run time and memory usage to this point?

Answer: ~198 secs, ~701 MB

In the Viewing Logical Hierarchy, HDL and Schematic section:

Is this instance a blackbox or a timing model?

Answer: The PLL_INST instance is a timing model.

In the Generating Reports section:

What type of library cell is causing the worst slack in the worst path?

Answer: The library cell is listed by default in the timing report along with the

load, delay and fanout of the cell. For this design, it is the

TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[1]/Q (Library

cell listed is DFFOX4M).

What types of issues are being reported?

Answer: Missing external delays, missing clocks to a couple of flops, sequential

data pins driven by clock signals. All these issues can be ignored for

the purposes of this lab.

Which is worse for this design: Leakage Power or Switching (Dynamic Power)?

Answer: Dynamic

What is the block that dissipates most power?

Answer: TDSP_CORE_INST. You can also use report_power –depth 1 to

determine this.

What is/are the worst instance(s) for this design?

Answer: TDSP_CORE_INST

What is the percentage power that the block(s) dissipate(s)?

Answer: ~17.77%



Solutions to Labs

Lab 4-1: Running Datapath Synthesis

In the Datapath Synthesis section:

What data path components can you see?

Answer: Adders and Multipliers

Are there any external MUXes present?

Answer: Yes

What is the percentage of data path modules before synthesis?

Answer: ~ 92.61%

What is the cell area for data path modules at this stage?

Answer: $\sim 0.019208 \text{ mm}^2$

Are there any external MUXes present now?

Answer: No

Is there any change in percentage of data path modules compared to the previous

report?

Answer: Yes, but very little

What is the cell area for data path modules now?

Answer: $\sim 0.018856 \text{ mm}^2$

Has the tool done any carrysave optimization?

Answer: Yes

How many CSA groups are created during carrysave optimization?

Answer: 3

End of Lab

Solutions to Labs

Lab 6-1: Exploring Optimization Strategies Using PLE

In the Running Generic Synthesis section:

List the cost groups in /designs/dtmf_recvr_core/timing/cost_groups.

Answer: m_clk m_digit_clk m_dsram_clk m_ram_clk m_rcc_clk m_spi_clk refclk

List a few types of data path components from the report.

Are there any merged components?

Answer: Adders, multipliers, subtractor, and so on. No merged components.

List a couple of the optimizations reported by the tool.

Answer: MUX optimization, datapath optimizations such as carrysave,

optimizations for constant propagation and redundancy removal,

merging of sequential instances.

List a few types of datapath components from the report.

Are there any merged components?

Answer: Adders, multipliers, subtractor, left shifter and so on. No merged

components.

In the Mapping to a Target Library section:

What is the target slack for the m clk cost group?

Answer: ~ 224ps

What is the Global Incremental target slack for m_clk cost group? How does it compare to the previous target slack at Global Mapping Target Info (% difference in terms of clock period)?

Answer: ~ 149 ps, $\sim 0.9375\%$ (((224-149)/8000)*100)

What is the total negative slack (Group Total Worst Slacks) after the optimization

step?

Answer: Ops

In the Optimizing the Design section:

What is the worst timing slack reported for the m_clk cost group?

Answer: ~ 0ps

What is the end point reported for the worst slack?

Answer: End-point: TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/D

What is the total area of the design after optimization?

Answer: $\sim 0.2465967 \text{ mm}^2$

What is the total power of the design after optimization?

Answer: ~ 15.809 mW

In the Generating and Analyzing Reports section:

What is the worst delay listed on the report with a fanout listed? What is the name of the instance with this delay? What library cell of this instance?

Answer: ~ 569 ps, TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/Q, SDFFRHQX8MTH

How does the delay of this instance compare to instances with similar library cells that have similar or lesser fanout?

Answer: Larger delay for the cell with larger fanout, load, and slew combination.

legacy genus:/> find -libcell SDFFRHQX8MTH

Result is:

```
/libraries/ss_hvt_1v08_125c/libcells/SDFFRHQX8MTH
legacy_genus:/> filter libcell [find /lib* -libcell
    SDFFRHQX8MTH] [find /des* -instance *]
```

Results in single cell:

```
{/designs/dtmf_recvr_core/instances_hier/TDSP_CORE_INST/instances
    _hier/DATA_BUS_MACH_INST/instances_seq/data_out_reg[13]}

Use: report timing -through [find / -inst]

legacy_genus:/> report_timing -through [find / -instance data_out_reg[13]] -summary

Timing slack: 0 ps
```

What is the timing slack on this report?

```
report timing -to [find [find / -inst EXECUTE_INST/acc_reg[6]] -pin D] 
 Answer: \sim 4 \text{ ps}
```

Does this path have any timing exceptions?

Answer: No. Timing exceptions can be anything from false paths, disabled timing arcs, and so on. They should be listed in the slack report as timing exceptions.

Are there any design rule violations?

Answer: No.

What is the total instance count?

Answer: ~5051

What is the total leakage power consumption of the design?

Answer: $\sim 0.042 \text{ mW}$

What is the total dynamic power consumption of the design?

Answer: ~15.767 mW

Solutions to Labs

What is the block that consumes the most power?

Answer: TDSP_CORE_INST, ~5.022 mW

Cell (leaf instance) count in the design:

Answer: ~ 5051

Cell area:

Answer: $\sim 0.218476 \text{ mm}^2$

Number of sequential elements:

Answer: ~ 514

Is there a timing violation?

Answer: No



Solutions to Labs

Lab 7-1: Running Low-Power Synthesis

In the Annotating the RTL-Switching Activity section:

What is the total number of nets in the design?

Answer: ~ 26024

What is the coverage of this TCF?

Answer: ~ 27.77% (Percentage of Nets asserted)

In the Running Generic Synthesis section:

What is the estimated total power of the design?

Answer: ~ 17.141 mW

In the Running and Reporting Low-Power Synthesis section:

How many clock-gating instances are inserted?

Answer: ~41

How many instances are from the High-Vt library?

Answer: ~ 4088

How many instances are from the normal library?

Answer: ~ 881

What is the total leakage power consumption of the design?

Answer: $\sim 0.039 \text{ mW}$

What is the total dynamic power consumption of the design?

Answer: ~ 10.445 mW

What is the total power consumption of the design?

Answer: ~10.483 mW

Are there any data path modules? If so, what type?

Answer: Yes. Multipliers, adders, left-shift, subtractor, and so on.

What is the area of the design? What is the worst timing slack of the design?

Answer: $\sim 0.239041 \text{ mm}^2$, $\sim 0 \text{ ps}$

In the Annotating Gate-Switching Activity (Optional) section:

What is the coverage of this TCF?

Answer: ~ 17.83%

What is the total power consumption of the design after reading the gate-level

TCF?

Answer: ~ 10.486 mW



Solutions to Labs

Lab 8-1: Running Scan Synthesis

In the Checking DFT Violations section:

Are there any violations? If so, what are the types of the violations?

Answer: No. No violations.

How many registers pass the DFT rule checks?

Answer: 565

In the Inserting Shadow DFT Logic section:

How many registers pass the DFT rule checks?

Answer: 628

In the Running Scan Synthesis section:

How many flops are scan flops?

Answer: 628

In the Configuring the Scan Chains section:

How many scan chains are created?

Answer: 2 (chain1 and AutoChain_1)

How many flops are in each scan chain?

Answer: Chain1 (tdi -> tdo) has 129 registers

AutoChain_1 (DFT_sdi_1 -> DFT_sdo_1) has 499 registers

Are all the scan inputs and outputs defined? What are they?

Answer: Yes. Defined for one scan chain as tdi and tdo. The others were

automatically created with the DFT_ prefix as DFT_sdi1 and

DFT_sdo1.

In the Connecting Scan Chains section:

Are there any lockup latches in the scan chains? Why or why not?

Answer: No, merging of clock edges is off. If you specify attribute

dft_mix_clock_edges_in_scan_chains as true, then scan flip-flops triggered by different active edges of the same test clock can be mixed

along the same scan chain.



Solutions to Labs

Lab 10-1: Interfacing with Other Tools

In the Removing Assign Statements from the Netlist section:

What is the timing slack and the area of the design?

Answer: ~ 0 ps and ~ 0.250248 mm²

In the *Ungrouping the Hierarchy* section:

How many top-level hierarchical instances now exist in the design?

Answer: Count the numbers of level 1. There should only be two top-level

hierarchical instances.



Solutions to Labs

Lab B-1: Applying Genus Synthesis Solution Constraints (Optional)

In the Setting Clocks section:

Is it set as a clock? Is the constraint set on the right port?

Answer: Yes. Yes, it is set on refclk.

Is the period set correctly? What is the waveform?

Answer: Yes. The waveform is [0 3000].

What other attributes of the clock can be set here?

Answer: Latency, uncertainty, and so on.

In the Applying External Delays section:

Find the external output delay on the tdigit[0] port from a suitable report of timing.

Answer: report_timing -to [find / -port tdigit[0]] slack: -3851ps

In the Applying Path Exceptions section:

Verify if the exception to the instance ov_flag_reg* is applied and name the clock that drives the flip-flop from a suitable report of timing.

Answer: report_timing -to [find [find / -inst EXECUTE_INST] -inst

ov_flag_reg*]

Exception: 'multi cycles/OVFLAG REG SLOW' launch shift 0,

capture shift 2

Timing slack: 6632ps

clock is m clk

In the Setting Design Rule Checks section:

Use ls -l -a or get_attribute on the tdigit_flag output port and get the value of the external pin capacitance.

Answer: external pin cap = 0.0 femtofarads

What is the unit for capacitance?

Answer: fF

Identify the missing constraints. Does this problem need fixing? If so, how would you fix the problem?

Answer: There are missing constraints related to sequential data pins driven by

a clock signal, sequential clock pins without clock waveform, inputs

without external drivers/transition, and so on.

Solutions to Labs

Yes, you need to check and fix the required missing constraints before moving ahead in the design.

All external delays and clocks must be defined. Any overlapping constraints must be checked and removed appropriately. If this is done, then most of your constraint problems are eliminated.

