Mi primer proyecto con el Microchip Curiosity Nano PIC18F57Q43 empleando XC8 PIC Assembler

Por Kalun Lau 2023

1

El Curiosity Nano PIC18F57Q43 de Microchip


Documentación:

Part number: DM164150

Product page: https://www.microchip.com/en-us/product/PIC18F57Q43#

- Datasheet: https://ww1.microchip.com/downloads/aemDocuments/documents/documents/DataSheets/PIC18F27-47-57Q43-Data-Sheet-40002147F.pdf
- Curiosity Board for PIC18F57Q43: http://ww1.microchip.com/downloads/en/DeviceDoc/PIC18F57Q43-Curiosity-Nano-HW-UserGuide-DS40002186B.pdf
- PIC18F57Q43 Curiosity Nano Hardware User Guide: https://onlinedocs.microchip.com/pr/GUID-5D38BF5C-8481-46C4-BD08-1B8F4C7289B2-en-US-2/index.html


- Plataforma de desarrollo basado en el microcontrolador PIC18F57Q43
- Integra programador/depurador vía puerto USB con detección automática en el software MPLAB X
- Un LED en configuración activo en bajo y conectado en RF3
- Un pulsador en configuración activo en bajo y conectado en RB4




3

El Curiosity Nano PIC18F57Q43 de Microchip

• Diagrama de pines de la tarjeta:



• Aspectos importantes del diagrama esquemático: MCLR



5

El Curiosity Nano PIC18F57Q43 de Microchip • Aspectos importantes del diagrama esquemático: periféricos en el PCB - Activo en bajo - No trere publ-up


• Configuración inicial del PIC18F57Q43: Los bits de configuración

Address	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x300000	CONFIG1	7:0	~		RSTOSC[2:0]				FEXTOSC[2:0	0]
0x300001	CONFIG2	7:0			FCMEN		CSWEN		PR1WAY	CLKOUTEN
0x300002	CONFIG3	7:0	BORE	N[1:0]	LPBOREN	LPBOREN IVT1WAY MVECEN PWR		TS[1:0]	MCLRE	
0x300003	CONFIG4	7:0	XINST		LVP	STVREN	PPS1WAY	ZCD	BOF	RV[1:0]
0x300004	CONFIG5	7:0		WDTE[1:0]		1	WDTCPS[4:0]			
0x300005	CONFIG6	7:0		WDTCCS[2:0]			WDTCWS[2:0]			
0x300006	CONFIG7	7:0			DEBUG SAFEN		BBEN	BBSIZE[2:0]		
0x300007	CONFIG8	7:0	WRTAPP			***************************************	WRTSAF	WRTD	WRTC	WRTB
0x300008	CONFIG9	7:0								
0x300009	CONFIG10	7:0								CP

7

El Curiosity Nano PIC18F57Q43 de Microchip

• Configuración inicial del PIC18F57Q43: La fuente de reloj



- Estructura de la memoria de programa del PIC18F57Q43:
 - 128Kbyte de capacidad (000000H-01FFFFH)
 - Data EEPROM (1Kbyte) se encuentra mapeado en 380000H

Address		Device					
	PIC18Fx5Q43	PIC18Fx6Q43	PIC18Fx7Q43				
00 0000h							
to 00 3FFFb	Program Flash						
00 4000h	Memory		Program Flash Memory (64 KW) ⁽¹⁾				
to to	(16 KW) ⁽¹⁾	Program Flash Memory					
0 7FFFh		(32 KW) ⁽¹⁾					
00 8000h		355,056					
to							
00 FFFFh							
01 0000h	Not						
to	to FFFFh 0000h						
		Not					
		Present ⁽²⁾	Not				
			Present ⁽²⁾				
			11000000000				
	User IDs (32 Words) ⁽³⁾						
20 0040h							
to	Reserved						
	D 1 1 2 2 204 (85)						
	Device Information Area (DIA) ^(3,6)						
2C 0100h							
to		Reserved					
	1779/286020						
		Configuration Bytes ⁽³⁾					
		Consiguration Bytes**					
to	Reserved						
00 FFFFh 01 0000h 01 FFFh 02 0000h 15 FFFh 02 0000h 16 FFFh 02 0000h 16 FFFh 20 0005h 16 FFFh 20 0005h 16 FFFh 20 0005h 16 FFFH 20 0005h 16 FFFH 30 0000h 16 FFFH 30 0000h 16 FFFH 30 0000h 16 FFFFH 30 0000h 16 FFFFH 30 0000h 17 FFFFH 30 0000h 30 FFFFH 30 0000h 30 0000h 30 FFFFH 30 0000h 30 0000h 30 0000h 30 0000h 30 0000h 30 0000h 30 FFFFH 30 00000h 30 0000h 30 0000h 30 0000h 30 0000h 30 0000h 30 0000h		Data EEPROM (1024 Bytes)					
		Dam ELI MONI (1024 Dyles)					
	Reserved						
	Device Configuration Information (5.48)						
		Reserved					
BF FFFBh							
	Revision ID (1 Word) ^(0,4,5)						
3F FFFDh		25 25					
3F FFFEh	Device ID (1 Word) (3,4,5)						
to 3F FFFFh							
a contract							


q

El Curiosity Nano PIC18F57Q43 de Microchip

- Estructura de la memoria de datos del PIC18F57Q43:
 - A diferencia del PIC18F45K50, la memoria RAM esta mapeada a partir del Bank 5 (500H) y los registros de funciones especiales (SFR) se encuentran entre Bank 0 y Bank 4
 - Tener en cuenta que la RAM de datos es de 8Kbyte

BanK	BSR	addr[7:0]	PIC18F				
bank	addr[13:8]	addq/:uj	x5Q43	x6Q43	x7Q43	1)	
0	,P00 0000	0x00-0xFF					
1	'b00 0001	0x00-0xFF					
2	'600 0010	0x00-0xFF					
3	'b00 0011	0x00-0xFF					
4	'b00 0100	0x00-0x5F				Virtual Access Bank	
σ,	'b00 0100	0x60-0xFF			. 4	Access RAM 0x00-0x5	
5	'b00 0101	0x00-0x5F				Fast SFR 0x60-0xFF	
ε,	'b00 0101	0x60-0xFF					
6	'b00 0110	0x00-0xFF					
7	'b00 0111	0x00-0xFF					
8	'b00 1000	0x00-0xFF					
9	'b00 1001	0x00-0xFF					
10	'b00 1010	0x00-0xFF					
11	'b00 1011	0x00-0xFF					
12	'b00 1100	0x00-0xFF					
13	'b00 1101	0x00-0xFF				=	
14	'b00 1110	0x00-0xFF					
15	'500 1111	0x00-0xFF					
16	'b01 0000	0x00-0xFF					
18	'b01 0001	0x00-0xFF 0x00-0xFF					
19	'b01 0010	0x00-0xFF					
20	'b01 0100	0x00-0xFF			-	8	
21	'b01 0101	0x00-0xFF				8	
22	'b01 0110	0x00-0xFF					
23	'b01 0111	0x00-0xFF					
24	'b01 1000	0x00-0xFF				5	
25	'b01 1001	0x00-0xFF	-				
28	'b01 1010	0x00-0xFF			-		
27	'b01 1011	0x00-0xFF	_				
28	'b01 1100	0x00-0xFF					
29	'b01 1101	0x00-0xFF					
30	'b01 1110	0x00-0xFF					
31	'b01 1111	0x00-0xFF					
32	'ы10 0000	0x00-0xFF			-		
33	'bl0 0001	0x00-0xFF					
34	'b10 0010	0x00-0xFF					
35	'b10 0011	0x00-0xFF					
36	'ь10 0100	0x00-0xFF			()		
37	'b10 0101	0x00-0xFF				GPR	
38	'b10 0110	0x00-0xFF				SFR	
to	STATE OF THE STATE	100				Buffer RAM	
63	'ын ни	0x00-0xFF				Unimplemented	

 Primer ejemplo: Un negador lógico de un bit empleando el pulsador y el LED integrados en el Curiosity Nano




11


El Curiosity Nano PIC18F57Q43 de Microchip

Configuraciones iniciales


- Reloj: Se usará el HFINTOSC a 4MHz para alimentar al CPU
 - OSCCON1 = 60H para que HFINTOSC sea la fuente y divisor sea 1:1
 - OSCFRQ = 02H para que HFINTOSC sea de 4MHz
 - OSCEN.6 = 1 para que se habilite HFINTOSC
- Puertos de E/S: Tener en cuenta que tanto LED (RF3) como pulsador (RB4) integrados en el Curiosity Nano son del tipo activos en bajo
 - TRISB.4 = 1 para que sea una entrada
 - ANSELB.4 = 0 para que sea digital
 - WPUB.4 = 1 para activar resistencia interna de pull-up
 - TRISF.3 = 0 para que sea una salida
 - ANSELF.3 = 0 para que sea digital




• El MPLAB X: Al conectar el Curiosity Nano



13



14



• El MPLAB X: Configuration bits

Address	Name	Value	Field	Option	Category	Setting
300000	CONFIGI	FF	-	- ,	-	
		7	FEXTOSC	ECH	External Oscillator Selection	EC (external clock) above 8 MHz
		7	RSTOSC	EXTOSC	Reset Oscillator Selection	EXTOSC operating per FEXTOSC bits (device manufacturing default)
300001 CONFIG	CONFIG2	FF	-	-	-	-
		1	CLKOUTEN	OFF	Clock out Enable bit	CLEOUT function is disabled
		1	PRIWAY	ON	PRLOCKED One-Way Set Enable bit	PRLOCKED bit can be cleared and set only once
		1	CSWEN	ON	Clock Switch Enable bit	Writing to NOSC and NDIV is allowed
		1	FCMEN	ON	Fail-Safe Clock Monitor Enable bit	Fail-Safe Clock Monitor enabled
300002 CC	CONFIG3	FF	-	-	-	
		1	MCLRE	EXTMCLR	MCLR Enable bit	If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
		3	PWRTS	PWRT OFF	Power-up timer selection bits	PWRT is disabled
		1	MVECEN	ON	Multi-vector enable bit	Multi-vector enabled, Vector table used for interrupts
		1	IVT1WAY	ON	IVTLOCK bit One-way set enable bit	IVILOCKED bit can be cleared and set only once
		1	LPBOREN		Low Power BOR Enable bit	Low-Power BOR disabled
		3	BOREN	SBORDIS	Brown-out Reset Enable bits	Brown-out Reset enabled , SBOREN bit is ignored
300003	CONFIG4	FF	-	-	-	
		3	BORV	VBOR 1P9	Brown-out Reset Voltage Selection bits	Brown-out Reset Voltage (VBOR) set to 1.9V
		1	ZCD	OFF	ZCD Disable bit	ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
		1	PPS1WAY	ON	PPSLOCK bit One-Way Set Enable bit	PPSLOCKED bit can be cleared and set only once; PPS registers remain locked after one clear/set cycle
		1	STUREN	ON	Stack Full/Underflow Reset Enable bit	Stack full/underflow will cause Reset
		1	LVP	ON	Low Voltage Programming Enable bit	Low voltage programming enabled. MCLR/VPF pin function is MCLR. MCLRE configuration bit is ignored
		1	KINST	OFF	Extended Instruction Set Enable bit	Extended Instruction Set and Indexed Addressing Mode disabled
300004	CONFIGS	FF	-	-	-	i -
		1F	WITCPS	WDTCPS_31	WDT Period selection bits	Divider ratio 1:65536; software control of WDTPS
		3	WDTE	ON	WDI operating mode	WDT enabled regardless of sleep; SWDTEN is ignored
300005	CONFIG6	FF	-	-	-	-
		7	WDTCWS	WDTCWS 7	WDT Window Select bits	window always open (100%); software control; keyed access not required
		7	WDTCCS	SC	WDT input clock selector	Software Control
300006	CONFIG7	FF	-	-	-	-
		7	BBSIZE	BBSIZE 512	Boot Block Size selection bits	Boot Block size is 512 words
		1	BBEN	OFF	Boot Block enable bit	Boot block disabled
		1	SAFEN	OFF	Storage Area Flash enable bit	SAF disabled
		1	DEBUG	OFF	Background Debugger	Background Debugger disabled
300007	CONFIGS	FF	-	-	-	-
		1	WRTB	OFF	Boot Block Write Protection bit	Boot Block not Write protected
		1	WRTC	OFF	Configuration Register Write Protection bit	Configuration registers not Write protected
		1	WRTD	OFF	Data EEPROM Write Protection bit	Data EEPROM not Write protected
		1	WRTSAF	OFF	SAF Write protection bit	SAF not Write Protected
		1	WRTAPP	OFF	Application Block write protection bit	Application Block not write protected
300009	CONFIG10		CP	OFF	PFM and Data EEPROM Code Protection bit	PFM and Data EEPROM code protection disabled

- El MPLAB X: Configuration bits
 - Habilitar power-up timer a 16ms
 - · Deshabilitar Brown-out reset
 - Deshabilitar LVP
 - · Deshabilitar watchdog timer

17

El Curiosity Nano PIC18F57Q43 de Microchip

 El MPLAB X: El contenido final del archivo header o cabecera (extensión *.inc)

```
; Assembly source line config statements
              ; CONFIG1
CONFIG FEXTOSC = OFF
CONFIG RSTOSC = EXTOSC
                                                                          ; External Oscillator Selection (Oscillator not
; Reset Oscillator Selection (EXTOSC operating
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
               ; CONFIG2
               CONFIG CLKOUTEN = OFF
CONFIG PRIWAY = ON
CONFIG CSWEN = ON
                                                                          ; Clock out Enable bit (CLKOUT function is disab
; PRLOCKED One-Way Set Enable bit (PRLOCKED bit
; Clock Switch Enable bit (Writing to NOSC and N
                 CONFIG FCMEN = ON
                                                                                 ; Fail-Safe Clock Monitor Enable bit (Fail-Safe
               ; CONFIG3
                                                                               ; MCLR Enable bit (If LVP = 0, MCLR pin is MCLR; Power-up timer selection bits (PWRT set at 16m; Multi-vector enable), IVILOCK bit One-way set enable bit (IVILOCKED; Low Power BOR Enable bit (Low-Power BOR disabl; Brown-out Reset cable bits (Brown-out Reset cable)
                 CONFIG MCLRE = EXTMCLR
CONFIG PWRTS = PWRT_16
CONFIG MVECEN = ON
                  CONFIG IVT1WAY = ON
                 CONFIG LPBOREN = OFF
CONFIG BOREN = OFF
              ; CONFIG4
CONFIG BORV = VBOR_1P9
                                                                                 ; Brown-out Reset Voltage Selection bits (Brown
                CONFIG BORV = VBOR_1P9

CONFIG ZCD = OFF

CONFIG PSIWAY = ON

CONFIG STVREN = ON


CONFIG LVP = OFF

CONFIG XINST = OFF
                                                                                ; ZCD Disable bit (ZCD module is disabled. ZCD o
; PPSLOCK bit One-Way Set Enable bit (PPSLOCKED)
; Stack Full/Underflow Reset Enable bit (Stack f
; Low Voltage Programming Enable bit (HV on MCLR
                                                                               ; Extended Instruction Set Enable bit (Extended
               CONFIG WDTCPS = WDTCPS_31
CONFIG WDTE = OFF
                                                                               : WDT Period selection bits (Divider ratio 1:655
                                                                                 ; WDT operating mode (WDT Disabled; SWDTEN is ig
                  CONFIG WDTCWS = WDTCWS_7
CONFIG WDTCCS = SC
                                                                                 ; WDT Window Select bits (window always open (10 ; WDT input clock selector (Software Control)
```

 El MPLAB X: El archivo source o fuente (extensión *.s)

```
;Ejemplo hecho por Kalun ps
            #include "cabecera.inc"
                                             ;llamada a cabecera
           PSECT upcino, class=CODE, reloc=2, abs ;program section
                                     ;etiqueta upcinc
           ORG 000000H
                                     ;vector de reset
                                    ;salto a etiqueta configuro
           goto configuro
            ORG 000020H
                                     ; zona de prog de usuario
                                     ;etiqueta configuro
13
14
            ; aqui van los registros de conf para el reloj
                                     ;bank0 al access bank
           movlw 60H
            movwf OSCCON1
                                     :HFINTOSC con divisor a 1:1
           movlw 02H
            movwf OSCFRQ
                                     ; HFINTOSC a 4MHz
19
20
21
22
23
24
25
26
27
28
29
           bsf OSCEN, 6
                                     ; HFINTOSC habilitado
            ; aqui van los registros de conf para las E/S
                                     ;bank4 al access bank
           bsf TRISB, 4
                                     ;RB4 como entrada
            bof ANSELB, 4
           bsf WPUB. 4
                                     :RB4 activado su pull-up
           bof ANSELF, 3
                                     ;RF3 como digital
                                     ;etiqueta loop
            ;programa de usuario
30
31
           btfss PORTB, 4
                                     ;pregunto si RAO es uno
                                     ;F a la preg anterior, salta a etiqueta nah
            goto nah
32
33
34
            bef LATF, 3
                                     ;V a la preg anterior, RCO a cero
           goto loop
                                     :salto a etiqueta loop
           bsf LATF, 3
35
           goto loop
                                     ;salto a etiqueta loop
            end upcino
                                     ;fin de program section
```

19



• Pruebas en físico:

