### Pipelining the MIPS Datapath

This week + next week Pipelining
Bring handout back


### **Today's lecture**

- Pipeline implementation
  - Single-cycle Datapath
  - Pipelining performance
  - Pipelined datapath
  - Example

# We have built a single-cycle implementation of a subset of the MIPS-based instruction set

- We have assumed that instructions execute in the same amount of time; this determines the clock cycle time.
- We have implemented the datapath and the control unit.

Refresher: The Full Single-cycle Datapath




# We will use a simplified implementation of MIPS to create a pipelined version


Arithmetic: add sub and or slt

Data lw sw


Transfer:

Control: beq






A) ALUSrc=0 B) ALUSrc=1




A) ALUSrc=0 RegDst=0 B) ALUSrc=0 RegDst=1 C) ALUSrc=1 RegDst=0


D) ALUSrc=1 RegDst=1

#### Worst-case delay from register-read to register-write determines





### Break datapath into 5 stages



### Ideal pipeline performance is time to fill the pipeline + one cycle per instruction

Clock cycle \$t0, 4(\$sp) **MEM WB** lw IF lw \$t1, 8(\$sp) ID EX MEM WB \$t2, 12(\$sp) IF MEM **WB** ID EX \$t3, 16(\$sp) MEM **WB** IF ID EX \$t4, 20(\$sp) EX MEM WB (num stayes)—1 cycles filling
| ideal 5 cycles
| How long for N instructions on pipelined architecture? (4 +5) 2ns = 18ns


(4+N).2ns = 8+2N ns

How long for N instructions on single-cycle (8ns clock period)?

How much faster is pipelining for N=1000?

$$\frac{8+2n}{8N} \approx \frac{2000}{8000} \approx \frac{1}{4}$$

### Pipelining improves throughput at the cost of increased latency



# Some instructions do not require all five stages, can we skip stages?

- Example: R-type instructions only require 4 stages: IF, ID, EX, and WB
  - We don't need the MEM stage
- What happens if we try to pipeline loads with R-type instructions?

	Clock cycle								
	1	2	3	4	5	6	7	8	9
add\$sp, \$sp, -4	IF	ID	EX	WB	] /		no	men	า
sub \$v0, \$a0, \$a1		IF	ID	EX	WB			J	,
lw \$t0, 4(\$sp)			IF	ID	EX	MEM	WB	]_ 5+/	uctural
or \$s0, \$s1, \$s2				IF	ID	EX (	) WB	ha	zard
lw \$t1, 8(\$sp)					IF	ID	EX	MEM	WB

# Trying to use the single stage for multiple instructions creates a structural hazard

- Each functional unit can only be used once per instruction
- Each functional unit must be used at the same stage for all instructions:
  - Load uses Register File's Write Port during its 5th stage
  - R-type uses Register File's Write Port during its 4th stage

	Clock cycle								
	1	2	3	4	5	6	7	8	9
add\$sp, \$sp, -4	IF	ID	EX	WB					
sub \$v0, \$a0, \$a1		IF	ID	EX	WB				
lw \$t0, 4(\$sp)			IF	ID	EX	MEM	WB		
or \$s0, \$s1, \$s2				IF	ID	EX	WB		
lw \$t1, 8(\$sp)					IF	ID	EX	MEM	WB

### Insert NOP stages to avoid structural hazards


- All instructions take 5 cycles with the same stages in the same order
  - Some stages will do nothing for some instructions

R-type			IF	ID	EX	NOP	WB			
						lock cycle				
		1	2	3	4	5	6	7	8	9
add	\$sp, \$sp, -4	IF	ID	EX	NOP	WB				
sub	\$v0, \$a0, \$a1		IF	ID	EX	NOP	WB		_	
lw	\$t0, 4(\$sp)			IF	ID	EX	MEM	WB		
or	\$s0, \$s1, \$s2				IF	ID	EX	NOP	WB	
lw	\$t1, 8(\$sp)					IF	ID	EX	MEM	WB

Stores and Branches have NOP stages, too...

store	IF	ID	EX	MEM	NOP
branch	IF	ID	EX	NOP	NOP

Single-cycle datapath rearranged to align with pipeline stages




### Add pipeline registers in between stages

- There's a lot of information to save, however. We'll simplify our diagrams by drawing just one big pipeline register between each stage.
- The registers are named for the stages they connect.

IF/ID ID/EX EX/MEM MEM/WB


 No register is needed after the WB stage, because after WB the instruction is done.

### Paths from register-read to register-write are now shorter




### Data values required in later stages must be propagated forward through the pipeline registers.


- Example
  - Destination register (rd) is determined during the first stage (IF)
  - We store into the destination register during the fifth stage (WB)
  - rd must be passed through all of the pipeline stages



## Note – We cannot keep values like destination register in the "instruction register"




### Control signals are generated in the decode stage and are propagated across stages



# Categorize control signals by the pipeline stage that uses them

Stage	Control signals needed								
EX	ALUSrc	ALUOp	RegDst	PCSrc					
MEM	MemRead	MemWrite							
WB	RegWrite	MemToReg							

The pipeline registers and program counter update every clock cycle, so they do not have write enable controls



#### An example execution sequence

```
addresses in
                           $8, 4($29)
            1000:
                    l w
decimal
                           $2, $4, $5
            1004:
                    sub
            1008:
                   and
                           $9, $10, $11
                           $16, $17, $18
            1012:
                    or
                           $13, $14, $0
            1016:
                    add
```


#### ASSUMPTIONS


- Each register contains its number plus 100. Example: R[8] == 108, R[29] == 129
- Every data memory location contains 99. Example: M[8] == 99, M[29] == 99


#### CONVENTIONS


- X indicates values that are not important, Example: Imm16 for R-type.
- Question marks ??? indicate values we do not know, usually resulting from instructions coming before and after the ones in our example.

### Cycle 1 (filling)














### Cycle 5 (full)











### Things to notice from the last nine slides


	Clock cycle								
	1	2	3	4	5	6	7	8	9
add \$sp, \$sp, -4	IF	ID	EX	NOP	WB				
sub \$v0, \$a0, \$a1		IF	ID	EX	NOP	WB			
lw \$t0, 4(\$sp)			IF	ID	EX	MEM	WB		
or \$s0, \$s1, \$s2				IF	ID	EX	NOP	WB	
lw \$t1, 8(\$sp)					IF	ID	EX	MEM	WB

- Instruction executions overlap
- Each functional unit is used by a different instruction in each cycle.
- In clock cycle 5, all of the hardware units are used (the pipeline is full).
  This is the ideal situation, and what makes pipelined processors so fast
- Similar example in the book available at the end of Section 6.3.

### MIPs ISA makes pipelining "easy"

- Instruction formats are the same length and uniform
- Addressing modes are simple
- Each instruction takes only one cycle


### Note how everything goes left to right, except ...



Next time: We will discuss Data



### Cycle 6 (emptying)



October 30, 2017

Pipelined datapath and control