

All Together: Instruction Memory + Arithmetic Machine

Lab 4 debrief – Timing and control will come back in a big way for exam 3 and when we discuss pipelining. Exam 2 (FSMs) is around the corner

Office hours @ 1pm today

Discussion section timeliness


9/20 Clicker data not recorded...grrrr

Handout has
2 pages,
grab both



Today's lecture

- Instructions **control** the **datapath**
 - Instruction Memory
 - Program Counter (PC) is the **address** unit for instruction memory
 - Adder
- Putting all together
 - Arithmetic unit to work

What will Q[3:0] be during the next clock cycle?




mod-16
Counter



- a) 0x0
- b) 0x2
- c) 0x4
- d) 0x6
- e) 0x8

Previously...

- Register-to-register arithmetic instructions use the **R-type** format.




- Instructions with immediates all use the **I-type** format.

ori \$7, \$2, 0x00ff



Where are the instructions my program executes?



To look at the assembly code of a.out:


```
$ objdump -d a.out
```

The instructions executed by the program are in the .text section:


```
.text  
main:  
    addi $1, $0, 5
```

Programs require memory structures that are much larger than register files

Register file



Memory




Programs are stored in an instruction memory

We will read the memory but not modify it

```
.text
main:
    ↪addi $1, $0, 5
    ↪sub  $2, $1, $3
```


Address	Data
0x00000000	<i>addi</i>
0x00000001	
0x00000002	
0x00000003	
0x00000004	
0x00000005	
0x00000006	
0x00000007	
...	
....	
0xFFFFFFFFD	
0xFFFFFFFFE	
0xFFFFFFFFF	



The instruction memory is byte addressable


- **Addresses** are 32-bits
 - # **addresses**: $2^{32} = 4 \text{ G}$
- Each **address** contains **1 byte**
 - Instructions occupy four contiguous locations
- Memory stores 4Gbytes

Instructions - 32 bits




MIPS instructions start at an address that is divisible by 4


- 0, 4, 8 and 12 are valid **instruction addresses**.
- 1, 2, 3, 5, 6, 7, 9, 10 and 11 are *not* valid instruction addresses.




A special register called Program Counter (PC) contains the address of the next instruction to execute



Use an adder to increment PC to the next instruction




**Redrawn to match
the MIPS diagram**




i>clicker

Why aren't 2 LSbs provided?

- a) Bug in the slide
- b) Memory is only 2^{30} big
- c) Bits [1:0] are always 2'b00
- d) Velociraptors ate them



MIPS datapath with a controlling instruction memory and program counter



Example

My program

\$3 = 10

\$5 = -7

\$7 = \$3 + \$5

Assembly

What value will be stored in register 7 at the end of the program?

- a) -7
- b) 3
- c) 5
- d) 8
- e) 10

Example



My program

\$3 = 10

\$5 = -7

\$7 = \$3 + \$5

Assembly

Answer A

```
addi $3, $0, 0x000A
subi $5, $0, 0x0007
add $7, $3, $5
```

Answer B

```
addi $3, $0, 0x000A
addi $5, $0, 0xFFFF9
add $7, $3, $5
```

Answer C

```
addi $3, $0, 0x000A
addi $5, $0, 0xFFFF8
add $7, $3, $5
```

Answer D

```
add $3, $0, 0x000A
sub $5, $0, 0x0007
add $7, $3, $5
```

Example

My program

\$3 = 10

\$5 = -7

\$7 = \$3 + \$5

Assembly

addi \$3, \$0, 0x000A

addi \$5, \$0, 0xFFFF9

add \$7, \$3, \$5

	opcode	funct
add	<u>0x00</u>	<u>0x20</u>
addi	0x08	

Machine code

- a) 00000
- b) 00011
- c) 00101
- d) 00111

<div> <i>rt</i> <i>rs</i> <i>imm</i> <u>addi</u> \$3, \$0, 0x000A </div>			
001000	00000	00011	0000A

op rs rt imm

<div> <i>rt</i> <i>rs</i> <u>addi</u> \$5, \$0, 0xFFFF9 </div>			
001000	00000	00101	0xFFFF9

op rs rt imm

<div> <i>rd</i> <i>rs</i> <i>rt</i> add \$7, \$3, \$5 </div>					
000000	00011	00101	00111	xxxxx	100000

op rs rt rd shamt funct

Little Endian - Least significant bits (little end) go first

Assembly: addi \$3, \$0, 0x000A
Machine: 0x2003000A

Assembly: addi \$5, \$0, 0xFFF9
Machine: 0x2005FFF9

Assembly: add \$7, \$3, \$5
Assembly: 0x00C53820

Address	Instruction Memory
	8 bits
0x00000000	x 0A
0x00000001	x 00
0x00000002	x 03
0x00000003	x 20
0x00000004	x F9
0x00000005	x FF
0x00000006	x 05
0x00000007	x 20
0x00000008	
0x00000009	
0x0000000A	
0x0000000B	
0x0000000C	
0x0000000D	

Big Endian – Most significant bits (big end) go first


Assembly: addi \$3, \$0, 0x000A
Machine: 0x2003000A

Assembly: addi \$5, \$0, 0xFFF9
Machine: 0x2005FFF9

Assembly: add \$7, \$3, \$5
Assembly: 0x00C53820

Address	Instruction Memory	i>clicker	
0x00000000			
0x00000001			
0x00000002			
0x00000003			
0x00000004	x20	A 0x20	B 0xF9
0x00000005		0x05	0xFF
0x00000006		0xFF	0x05
0x00000007		0xF9	0x20
0x00000008			
0x00000009			
0x0000000A			
0x0000000B			
0x0000000C			
0x0000000D			

addi \$3, \$0, 0x000A



add \$7, \$3, \$5

