
MIPS Load & Stores

Today's lecture

- MIPS Load & Stores
 - Data Memory
 - Load and Store Instructions
 - Encoding
 - How are they implemented?

State – the central concept of computing



We need more space!

Registers

Main Memory

—Fast

Synchronous ~

Slow

Not always synchronous $\angle 43^3$

Small (32x32 bits)

Expensive

Large $(2^{32}B)$

Cheap-ish

Harvard Architecture stores programs and data in *separate* memories


Instruction memory:


- Contains instructions to execute
- Treat as read-only

Data memory:

- Contains the data of the program
- Can be read/written

Data Memory is byte-addressable with 2^{32} bytes





word_we	byte_we	Operation	E 1
		Read (Load)	DATA_OUT = M[ADDR]
0	1	Write (Store) byte in ADDR	$M[ADDR] = DATA_IN[7:0]$
1	0	Write (Store) word in ADDR	$M[ADDR]^{\dagger} = DATA_IN[31:0]$


32-107+

†(ADDR[1:0] must be word aligned)


We can load or store bytes or words


Load Store lw SW Word R[rt] = M[ADDR][31:0]M[ADDR] = R[rs][31:0]lb R[rt] = SEXT(M[ADDR][7:0])sb Byte M[ADDR] = R[rs][7:0]lbu R[rt] = ZEXT(M[ADDR][7:0])

Indexed addressing derives ADDR from a base "pointer" register and a constant



Load word (1w) is Little Endian





Convert C code into MIPS assembly

```
int a = 10;
int b = 0;
void main() {
   b = a+7;
}
```

Convert C code into MIPS assembly

```
int a = 10;
int b = 0;
    a: .word 10

void main() {
    b = a+7;
}
    .text
}


a: .word 0

b: .word 0

.text


hain:
la $4, a
```

Data Memory



Convert C code into MIPS assembly

Data Memory



.data

00) bion.

a: .word 10

b: .word 0

.text

main:

la \$4, <u>a</u>

lw \$5, 0(\$4)

addi \$5, \$<u>5, 7</u>

\$5, 4(\$4)

0x10010000

0x1001000<u>1</u>

0x10010002

0x10010003


0x10010004

0x10010005


0x10010006

0x10010007


Loads and stores use the I-type format




load word implemented




load byte unsigned implemented





store implemented



Addr Data_out byte_we Data_in

Full Machine Datapath – Lab 6

