


# **MIPS Load & Stores**

# Today's lecture

- MIPS Load & Stores
  - Data Memory
  - Load and Store Instructions
  - Encoding
  - How are they implemented?

# State – the central concept of computing

What happens when the register file can be only so big?



# We need more space!

## Registers

—Fast —  
Synchronous —

Small (32x32 bits)  
Expensive

## Main Memory

Slow  
Not always synchronous ← 4/33

Large ( $2^{32}$ B)  
Cheap-ish

# Harvard Architecture stores programs and data in *separate* memories



## Instruction memory:

- Contains instructions to execute
- Treat as read-only

## Data memory:

- Contains the data of the program
- Can be read/written

# Data Memory is byte-addressable with $2^{32}$ bytes



word_we	byte_we	Operation	← ↓
0	0	Read ( <u>Load</u> )	$\text{DATA\_OUT} = M[\text{ADDR}]$
0	1	Write (Store) byte in ADDR	$M[\text{ADDR}] = \text{DATA\_IN}[7:0]$
1	0	Write (Store) word in ADDR	$M[\text{ADDR}]^{\dagger} = \text{DATA\_IN}[31:0]$


32-bit

$^{\dagger}(\text{ADDR}[1:0] \text{ must be word aligned})$

# We can load or store bytes or words


	Load	Store
Word	$lw$ $R[rt] = M[ADDR][31:0]$	$sw$ $M[ADDR] = R[rs][31:0]$
Byte	$lb$ $R[rt] = \text{SEXT}(M[ADDR][7:0])$ $lbu$ $R[rt] = \text{ZEXT}(M[ADDR][7:0])$	$sb$ $M[ADDR] = R[rs][7:0]$

# Indexed addressing derives **ADDR** from a base "pointer" register and a constant






# Load word (lw) is Little Endian



lb \$12, 0(\$3)

Data Memory

Register File



...

0x10010000


0x10010001

0x10010002

0x10010003

...

...



0xFFFFFFFF

# Convert C code into MIPS assembly

```
int a = 10;  
int b = 0;  
void main() {  
    b = a+7;  
}
```

# Convert C code into MIPS assembly

```
int a = 10;
int b = 0;
void main() {
    b = a+7;
}
```

```
.data
a: .word 10
b: .word 0
.text
main:
    la    $4, a
```

Data Memory

0x10010000	
0x10010001	
0x10010002	
0x10010003	
0x10010004	
0x10010005	
0x10010006	
0x10010007	

# Convert C code into MIPS assembly

word 10 0

```
int a = 10;
int b = 0;
void main() {
    b = a+7;
}
```

la \$6, b

```
.data
a: .word 10
b: .word 0
.text
main:
    la    $4, a
    lw    $5, 0($4)
    addi  $5, $5, 7
    sw    $5, 4($4)
```

Data Memory

0x10010000

0x10010001

0x10010002


0x10010003

0x10010004




0x10010005

0x10010006


0x10010007




# Loads and stores use the I-type format




# load word implemented




# load byte unsigned implemented







# store implemented



# Full Machine Datapath – Lab 6

