

# CS & IT ENGINEERING

## COMPUTER ORGANIZATION AND ARCHITECTURE



Lecture No.- 03

Basics of COA

By- Vishvadeep Gothi sir



# Recap of Previous Lecture



Topic

CPU Registers

Topic

Memory Access

Topic

Memory Addressing

# Topics to be Covered



Topic

Micro operations

Topic

Instructions



## Topic : Micro Operation



- The operations executed on values stored in registers
- Symbolic Notation to describe the micro-ops: **Register Transfer Language (RTL)**



## Topic : Micro Operation

$$R_1 = \$8 \quad R_2 = \$$$



- Register Transfer:  $R_1 \leftarrow R_2$  or  $R_2 \rightarrow R_1$
- Comma:  $IR \leftarrow DR, PC \leftarrow PC + 1$
- Memory Transfer:

Read :-  $DR \leftarrow M[address]$  |  $DR \leftarrow M[500]$   
 $DR \leftarrow M[AR]$

Write :-  $M[Address] \leftarrow DR$

$R_1 = \$13\ 38\ 54$

$R_2 = 825\ 16$

$R_3 = \begin{array}{r} +000 \\ 1001 \end{array}$

$R_1 \leftarrow R_1 + R_2$

$R_2 \leftarrow M[2000]$

$R_1 \leftarrow R_1 + R_2$

$R_3 \leftarrow R_3 + 1$

$R_2 \leftarrow M[R_3]$

$R_1 \leftarrow R_1 + R_2$

mem.

1000	15
1001	16
2000	25

Value of  $R_1 = \underline{54}$  ?

Ans = 25

#Q. Consider the following program segment. Here R1 and R2 are the general purpose register. Assume that the content of memory location 2000 is 37. All numbers are in decimal. After the execution of this program the value of memory location 2000 is?

Instructions	Operations
MOV R1, #12	$R1 \leftarrow \#12$
MOV R2, (2000)	$R2 \leftarrow M[2000]$
SUB R2, R1	$R2 \leftarrow R2 - R1$
MOV (2000), R2	$M[2000] \leftarrow R2$
HALT	Stop

$$R1 = 12$$

$$R2 = \cancel{37} \\ 25$$




Ans = 140

#Q. Consider the following program segment. Here R1 and R2 are the general purpose register. Assume that the content of memory location 3000 is 13. All numbers are in decimal. After the execution of this program the value of memory location 3000 is?

Instructions	Operations
MOV R1, #7	$R1 \leftarrow \#7$
MOV R2, (3000)	$R2 \leftarrow M[3000]$
ADD R2, R1	$R2 \leftarrow R2 + R1$
MUL R1, R2	$R1 \leftarrow R1 * R2$
MOV (3000), R1	$M[3000] \leftarrow R1$
HALT	Stop

$$\begin{aligned}R1 &= \cancel{7} / 140 \\R2 &= \cancel{13} \\&\quad 20\end{aligned}$$






[NAT]



Ans = 52

#Q. Consider the following program segment. Here R1 and R2 are the general-purpose register. Assume that the content of memory location 1000 is 9. All the numbers are in decimal.

Instructions	Operations
MOV R1, (1000)	R1 $\leftarrow$ M[1000]
MOV R2, #7	R2 $\leftarrow$ #7
LOOP: ADD R2, R1	R2 $\leftarrow$ R2 + R1
DEC R1	R1 $\leftarrow$ R1 - 1
BNZ LOOP	Branch on not zero
HALT	Stop



The value of R2 at the end of program execution is?

#Q. Consider the following program segment. Here R1, R2 and R3 are the general purpose registers.

*mem add. for word  
addressable mem.*

	Instruction	Operation	Instruction Size (no. of words)	
1000	MOV R1, (3000)	R1 $\leftarrow$ M[3000]	2 = $2 * 4 = 8B$	1000
1008	LOOP: MOV R2, (R3)	R2 $\leftarrow$ M[R3]	1 = 4B	1002
1012	ADD R2,R1	R2 $\leftarrow$ R1 + R2	1	1003
1016	MOV (R3),R2	M [R3] $\leftarrow$ R2	1	1004
1020	INC R3	R3 $\leftarrow$ R3 + 1	1	1005
1024	DEC R1	R1 $\leftarrow$ R1 - 1	1	1006
1028	BNZ LOOP	Branch on not zero	2	1007
1036	HALT	Stop	1	1009

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is word addressable. The number of memory reference for accessing the data in executing the program completely is

A 10

B 11

C 20

D ✓21



## Solution

Operation	
	R1 $\leftarrow$ M[3000]
LOOP:	R2 $\leftarrow$ M[R3]
	R2 $\leftarrow$ R1 + R2
	M [R3] $\leftarrow$ R2
	R3 $\leftarrow$ R3 + 1
	R1 $\leftarrow$ R1 - 1
	Branch on not zero
	Stop

$$\text{No. of mem. references} = 2x + 1 \Rightarrow 21$$

$$x = \text{no. of times loop runs} \Rightarrow x = 10$$

$$R3 = \frac{\cancel{2000}}{\cancel{2001}} \quad 2010$$

$$\cancel{2002}$$

$$R1 = \frac{10}{\cancel{9}\cancel{8}} \quad \dots \quad 0$$

$$R2 = \frac{100}{110} \quad \frac{100}{109} \quad \frac{100}{108} \quad \frac{100}{107}$$

P W

Memory	
1000	Instns
2000	110
2001	109
2002	108
2003	107
2004	106
2005	105
2006	104
2007	103
2008	102
2009	101
2010	100
3000	10

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is:

A ✓ 100

C 102

B 101

D 110

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is byte addressable and the word size is 32 bits. If an interrupt occurs during the execution of the instruction “INC R3”, what return address will be pushed on the stack?

A

1005

B

1020

C

✓1024

D

1040

Ques) in prev. quest<sup>n</sup>, mem. is word addressable, then what  
return address is pushed onto stack.

Ans = 1006

#Q. Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY [X] denotes the content at the memory location X.

Instruction	Semantics	Instruction Size (bytes)
MOV R1, (5000)	R1 $\leftarrow$ MEMORY[5000]	4
MOV R2, (R3)	R2 $\leftarrow$ MEMORY[R3]	4
ADD R2, R1	R2 $\leftarrow$ R1 + R2	2
MOV (R3), R2	MEMORY[R3] $\leftarrow$ R2	4
INC R3	R3 $\leftarrow$ R3 + 1	2
DEC R1	R1 $\leftarrow$ R1 - 1	2
BNZ 1004	Branch if not zero to the given absolute address	2
HALT	Stop	1

Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3010 is 50?

3000	60
3001	59
3002	58
	j
3009	51
3010	50

**True/False**

Accumulator is used to store result of ALU only? → false

**True/False**

Size of IR is always equal to size of AC?  
 $\downarrow$   
"inst"  
 $\downarrow$   
operand  
or  
result of ALU

false


**True/False**

Size of PC is always equal to size of AR?



mem.  
add.

→ True




mem.  
add.

**True/False**

Control bus is fully bidirectional? → false

**True/False**

Read control Signal is unidirectional from memory to CPU? → false



**True/False**

CPU Design is given along with Computer Architecture? → True

**True/False**

Having 2 set of all buses (address, data and control bus) can enable CPU to access instruction and data from single memory chip simultaneously? → false

#Q. Consider the given C-code and its corresponding assembly code, with a few operands U1-U4 being unknown. Some useful information as well as the semantics of each unique assembly instruction is annotated as inline comments in the code. The memory is byte-addressable.

//C-code	;assembly-code (; indicates comments)	
	;r1-r5 are 32-bit integer registers	
	;initialize r1=0, r2=10	
	;initialize r3, r4 with base address of a, b	
int a[10], b[10], i; // int is 32-bit for (i=0; i<10;i++) a[i] = b[i] * 8;	L01: jeq r1, r2, end	;if(r1==r2) goto end
	L02: lw r5, 0(r4)	;r5 <- Memory[r4+0]
	L03: shl r5, r5, U1	;r5 <- r5 << U1
	L04: sw r5, 0(r3)	;Memory[r3+0] <- r5
	L05: add r3, r3, U2	;r3 <- r3+U2
	L06: add r4, r4, U3	
	L07: add r1, r1, 1	
	L08: jmp U4	;goto U4
	L09: end	

Continue to Next Slide...

Which of the following options is a correct replacement for operands in the position (U1, U2, U3, U4) in the above assembly code?

- A** (8, 4, 1, L02)
- B** (3, 4, 4, L01)
- C** (8, 1, 1, L02)
- D** (3, 1, 1, L01)



## 2 mins Summary



**Topic**

**Micro operations**

**Topic**

**Instructions**



# Happy Learning

## THANK - YOU