



CS & IT ENGINEERING

Computer Organization Architecture

Cache Organization

DPP- 01

Discussion Notes

By- Vishvadeep Gothi sir



#Q. The memory cycle time of a memory is 500nsec. The maximum rate with which the memory can be accessed?

Note: Consider memory as byte addressable.

A

500 Bytes / Sec

B

2000 Bytes / Sec

C

2 Mbytes / Sec

D

2 GBytes / Sec

in 500 nsec, Data transferred = 1 B

$$1 \text{ ns}, \frac{\text{---}}{\text{---}} \text{ " } = \frac{1 \text{ B}}{500 \text{ ns}}$$

$$1 \text{ sec}, \frac{\text{---}}{\text{---}} \text{ " } = \frac{1 \text{ B}}{500 * 10^{-9} \text{ sec}}$$

$$= \frac{10^9 \text{ B}}{500 \text{ sec}}$$

$$= \frac{1000}{500} * 10^6 \text{ B/sec}$$

$$= 2 \text{ MB/sec}$$

#Q. The address bus width of a memory of size 4096 × 8 bits is ___ bits?

$$\text{no. of cells} = 4096 = 2^{12}$$

$$\text{add. size} = \left(\log_2 2^{12} \right) \text{ bits}$$

$$= \underline{\underline{12 \text{ bits}}} \quad \text{Ans.}$$

#Q. Consider a byte addressable memory which has 0.2 GBPS writing rate. The memory access time is __ nanoseconds?

$$0.2 \text{ GB}, \text{ access time} = 1 \text{ sec}$$


$$\frac{1 \text{ B}}{1 \text{ B}} = \frac{1 \text{ sec} * 1 \text{ B}}{0.2 \text{ GB}}$$
$$= 5 \text{ nsec} \quad \text{Ans}$$

[NAT]

Ans = 8B

P
W

#Q. Consider a word addressable memory of total capacity of 4GB. The memory is accessed using a minimum of 29 bits address bus. The word size per address in this memory is ___ bytes?



$$\text{no. of cells} = 2^{29}$$

$$\text{no. of cells} = \frac{4GB}{\text{1 word size}}$$

$$\text{1 word size} = \frac{4GB}{2^{29}} = \frac{2^2 \cdot 2^{30} B}{2^{29}}$$

$$= 2^3 B = 8B$$

#Q. Consider a memory with maximum size of X bytes. Memory is word addressable with word size of W bytes. The size of the address bus of the processor is at least ____ bits?

A \checkmark $\log_2(X/W)$

B $2^{(X/W)}$

C X/W

D $\log_2(X)$

$$\begin{aligned}\text{no. of cells in mem.} &= \frac{\text{Mem. Size}}{\text{word size}} \\ &= \frac{x \text{ bytes}}{w \text{ bytes}} \\ &= \frac{x}{w}\end{aligned}$$

$$\text{add. size} = \log_2 \left(\frac{x}{w} \right) \text{ bits} = \left(\log_2 x - \log_2 w \right) \text{ bits}$$

#Q. A DRAM chip of $64M \times 16$ bits has 128K rows of cells with y cells in each row. If DRAM takes x -ns for 1 refresh then total refresh time of the DRAM is microseconds, if $x = 2 \times \log_2 y$?

- A 1200
- B 2304
- C 3202
- D 5444

no. of cells


$$\text{no. of rows of cells} * 18 \text{ nsec}$$

$$= 128 \cancel{k} * 18 \text{ nsec}$$

$$= 128 * 18 \text{ usec}$$

$$= 2304 \text{ usec}$$

DRAM



128k rows

$$y = 2^9 = 512$$

$$\text{no. of cells} = 128k * y$$

$$64M = 128k * y$$

$$y = \frac{64M}{128k} = \frac{2^6 * 2^{20}}{2^7 * 2^{10}} = \frac{2^{26}}{2^{17}} = 2^9$$

$$x = 2 * \log_2 y$$

$$= 2 * \log_2 2^9$$

$$= 18$$

Ans = 324

4B


#Q. A 32-bits wide main memory unit with a capacity of 16GB is built using 128M \times 8-bits RAM chips. If there are x-horizontal arrangements of chips are there, with y number of chips in each horizontal arrangement then the value of $10x + y$ is?

$$\text{no. of addresses in expected mem.} = \frac{16\text{GB}}{4\text{B}} = 4G = 2^{32}$$

$$\text{expected mem} = 4G \times 4B = 4G \times 32 \text{ bits}$$

$$\begin{aligned}
 \text{no. of chips} &= \frac{4G \times 32 \text{ bits}}{128M \times 8 \text{ bits}} \\
 &= \frac{2^5 \cancel{32} \times \cancel{32}^4 \text{ bits}}{\cancel{2^7} \times \cancel{8} \text{ bits}} \\
 &= 32 * 4 \\
 &= 128 \text{ chips}
 \end{aligned}$$

arrangement of chips



$$\begin{aligned}
 10x + y &= 10 * 32 + 4 \\
 &= \underline{\underline{324}}
 \end{aligned}$$

#Q. A cache is used to reduce the effective memory access time of 200ns without cache to 65ns with cache. If cache access time is 50ns, then cache hit rate is ____%?

$$t_{mm} = 200 \text{ ns}$$

$$t_{avg} = 65 \text{ ns}$$

$$t_{cm} = 50 \text{ ns}$$

$$65 = H * 50 + (1-H) 200$$

$$H = \underline{\underline{90\%}} \quad \text{Ans.}$$

#Q. A computer system has a cache with cache access time $T_c = 10\text{ns}$, hit ratio of 80% and average memory access time of $T_m = 20\text{ns}$. The access time for physical memory T_p is _____ ns?
 $\hookrightarrow_{\text{main}}$

$$T_{cm} = 10\text{ ns}$$

$$H = 80\%$$

$$T_{avg} = 20\text{ ns}$$

$$T_{mm} = ?$$

$$20 = 0.8 * 10 + 0.2 * t_{mm}$$

$$t_{mm} = \frac{12}{0.2} \text{ ns}$$

$$= \underline{\underline{60\text{ ns}}} \quad \text{Ans.}$$

block

#Q. A cache line has 128 bytes. The main memory has addressing latency 64ns and access bandwidth 1GB/s. The time required to fetch the entire cache line from the main memory is _____ ns?

$$= \text{latency} + \text{128 bytes read time}$$

$$64\text{ ns} + 128\text{ ns} = \underline{\underline{192\text{ ns}}} \text{ Ans.}$$

for 1GB, time = 1sec

$$1B, \text{---} = \frac{1\text{sec}}{1G} = 1\text{ns}$$

$$128B, \text{---} = 128 * 1\text{ns} = 128\text{ ns}$$

$$\text{Ans} = 53\%$$

#Q. Consider a system using a cache. The cache is having 70% hit ratio and is 9 times faster than main memory. The average memory access time then increased due to some program execution and the new average access time becomes 40% more than older one of 340ns. The hit ratio of new cache design is ___%?

$$t_{cm} = \frac{t_{mm}}{9} \Rightarrow t_{mm} = 9 * t_{cm}$$

$$H = 0.7$$

$$t_{avg} = 340 \text{ ns}$$

$$\begin{aligned} & \text{new} \\ t_{avg} &= 340 + 340 * 40\% = 340 + \frac{340 * 40}{100} \\ &= 1.4 * 340 = 476 \text{ ns} \\ H &=? \end{aligned}$$

old execution :-

$$340 = 0.7 * t_{cm} + 0.3 * 9 t_{cm}$$

$$340 = 3.4 t_{cm}$$

$$t_{cm} = 100 \text{ ns}$$

$$t_{mm} = 9 * 100 = 900 \text{ ns}$$

new execution :-

$$476 = H * 100 + (1-H) 900$$

$$476 = 100H + 900 - 900H$$

$$800H = 424$$

$$H = \frac{424}{800} = 0.53 = \underline{\underline{53\%}}$$

#Q. Consider a memory hierarchy which takes 500 nanoseconds for access when there is a miss in cache and takes 100 nanoseconds for access when there is a hit in cache. Assume if among all memory references 90% of the references are having a hit on cache then average memory access time is _____ nanoseconds?

$$\begin{aligned} &= 0.9 * 100 + 0.1 * 500 \\ &= 90 + 50 \\ &= \underline{\underline{140 \text{ ns}}} \quad \text{Ans.} \end{aligned}$$

#Q. A system has a write through cache with access time of 100ns and hit ratio of 90%. The main memory access time is 1000ns. 70% of memory references are for read operations. Average memory access time for read-write operations both and effective hit rate(in %) are?

A

433, 90%

C

190, 90%

B

✓433, 63%

D

190, 63%

$$T_{avg\ read} = 0.9 * 100 + 0.1 * 1000 = 190\ ns$$

$$T_{avg\ write} = 1000\ ns$$

$$\begin{aligned} T_{avg} &= 0.7 * 190 + 0.3 * 1000 \\ &= 433\ nsec \end{aligned}$$

$$\text{Effective hit rate} = 0.7 * 0.9 = 0.63 = 63\%$$

#Q. Consider a write through cache which can provide only 63.75% of effective hit rate. If among all memory references 75% references are for read, then the hit ratio of cache for only read operations 85%?

$$0.6375 = 0.75 * H$$

$$H = \frac{0.6375}{0.75} = 0.85 = \underline{\underline{85\%}} \quad \text{Ans.}$$

#Q. Consider a write through cache which can provide only 61.92% effective hit rate. If among all memory references 28% references are for write, then the hit ratio of cache for only read operations is ____?%

$$0.6192 = 0.72 * H$$

$$H = 0.86 = 86\%$$



THANK - YOU