



CS & IT ENGINEERING

Computer Organization Architecture

IO Organization

DPP 01 Discussion Notes



By-Dr. Astha Singh

#Q. 8-bit characters are transmitted using a synchronous mode of transmission with 1 start bit, 8 data bits and 1 stop bit. The efficiency of the transmission line is ____?

$$\text{Total bit sent for one character} = 1 \text{ start bit} + 8 \text{ character bits} + 1 \text{ stop bit}$$
$$\Rightarrow 1 + 8 + 1 = 10 \text{ bits.}$$

$$\text{Efficiency of transmission of line} = (\text{bit Per character}) / \text{bit transmitted Per character}$$
$$\Rightarrow 8 / 10 = \underline{\underline{0.8}}$$

#Q. 8-bit characters are transmitted using a parity synchronous mode of transmission with 1 start bit, 8 data bits, 2 stop bits and 1 parity bit. If the transfer rate of the line is 3000 bits per second, then effective transfer rate is _____ bytes per second?

$$\begin{aligned} \text{Total bits sent for one character} &= 1 \text{ start bit} + \\ &8 \text{ character bits} + 2 \text{ stop bits} + 1 \text{ parity bit} \\ &= 1 + 8 + 2 + 1 = 12 \text{ bit} \end{aligned}$$

$$\text{Efficiency of transmission line} = \frac{(\text{bit-per-character})}{(\text{bit-transmit})} = \frac{8}{12} = \frac{2}{3}$$

$$\begin{aligned} \text{Effective Rate} &\Rightarrow 2\frac{1}{3} \times 3000 = 2000 \text{ bit-per-second} \\ &2000/8 = \boxed{250} \text{ byte} \end{aligned}$$

#Q. Consider a CPU which takes 0.05 microseconds as interrupt overhead time when a device generates interrupt for CPU, and CPU accepts it. After that CPU takes 5 cycles to service the interrupt. If CPU runs on 10MHz clock rate then total time CPU spends for interrupt service is _____ microseconds (rounded upto 2 decimal places)?

$$\text{CPU cycle time} = \frac{1}{10 \text{ MHz}} = 0.1 \text{ micros.}$$

Total interrupt-service time = interrupt overhead time + interrupt service time

$$= 0.05 + 5 \times 0.1 \\ = 0.55$$

#Q. Which of the following is connected to CPU directly?

- A Keyboard
- B Hard-disk
- C RAM
- D Camera

Only memory is the other component of computer - CPU.

#Q. Which of the following is/are true?

1. Data format used in IO devices may differ from CPUs format
2. IO devices are slower than CPU
3. IO devices are slower than main memory

A

Only 1

B

Only 1 & 2

C

Only 1 & 3

D

All 1, 2 & 3

1
2 →
3

#Q. Which of the following is true regarding IO mapped IO as compared to memory mapped IO?

1. ALU operation cannot be performed on IO data directly
2. IO devices have their own address space
3. Less number of Instructions to access IO
4. Less number of IO devices connected

* own address

* less no. of

A

Only 2 & 3

B

Only 2 & 4

C

Only 2, 3 & 4

D

All 1, 2, 3 & 4

#Q. Which of the following is true regarding memory mapped IO as compared to IO mapped IO?

1. ALU operation cannot be performed on IO data directly
2. IO devices do not have their own address space
3. Some memory wastage
4. More number of IO devices connected

* ALU operations can be performed I/O directly.

- A** Only 2 & 3 **B** Only 2 & 4
- C** Only 2, 3 & 4 **D** All 1, 2, 3 & 4

#Q. Consider a device operating on 8MBPS speed and transferring the data to memory using cycle stealing mode of DMA. If it takes 250 nanoseconds to transfer 16 bytes data to memory when it is ready/prepared. Then percentage of time CPU is blocked due to DMA is ____ % (rounded upto 1 decimal place)?

$$\begin{aligned} \text{8mb data-pt in IO} &= 1 \text{ S} \\ 1 \text{ by data-pt in IO} &= 1/8 \text{ M} = 0.125 \text{ MS} \\ &= 125 \text{ ns} \end{aligned}$$

$$\begin{aligned} 16 \text{ byte-data-pt in IO} &= (16 \times 125) = 2000 \text{ ns} \\ \% \text{ of time CPU} &= (200 / 2000) \times 100 = 12.5\% \end{aligned}$$

#Q. Consider a device operating on cycle stealing mode of DMA and transfer the data to memory in 20nanoseconds when 8 bytes data is ready or prepared. If the DMA blocks 0.1 fraction of CPU time for this transfer, then the transfer rate of the device is _____ megabytes per second?

fraction of time CPU is blocked due to DMA

$$0.1 = \frac{20}{PT}$$

$$PT = 200 \text{ ns}$$

In 200 nanosecond device can prepare data = 8 bytes

$$\begin{aligned} \text{In 1 nano second} &= \frac{8 \text{ bytes}}{200} \\ &= 8000 \text{ bytes} \end{aligned}$$

$$= 40 \text{ MB/s}$$

[NAT]

$$\text{Interrupt service time} = 1.2 - 0.4 = \underline{0.8 \text{ ns}}$$



#Q. Consider a CPU which takes 0.4 nanoseconds as interrupt overhead time when a device generates interrupt for CPU, and CPU accepts it. After that CPU takes 4 cycles to service the interrupt. The total time CPU spends for interrupt service is 1.2 nanoseconds. If the same CPU has average CPI of 4 then in the MIPS count of the CPU is ____?

$$0.8 \text{ ns} = 4 \times \overline{\text{cycle time}}$$

$$\Rightarrow \text{Cycle time} = \frac{0.8}{4} = 0.2 \text{ ns}$$

$$\text{Clock rate} = \frac{1}{0.2} = 5 \text{ GHz}$$

$$\text{MIPS count} = \frac{\text{clock rate}}{\text{CPI}}$$

$$= \frac{5 \text{ GHz}}{4 \times 10^6} = \frac{5000}{4} = 1250$$

#Q. A device with data transfer rate 5 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 2 CPU cycles. The byte transfer time between the device interface register and CPU or memory is negligible. The minimum performance gain of operating the device under interrupt mode over operating it under program-controlled mode is 20. The CPU has average CPI of 5, then the average instruction execution time in CPU is _____ microseconds?

$$\Rightarrow \text{Int IO time} = 10 \mu\text{s}$$

$$1 \text{ Byte, time} = \frac{1}{5 \text{ K}} = 200 \mu\text{s}$$

$$1 \text{ cycle time} = \frac{10}{2} = 5 \mu\text{s}$$

$$PG_1 = \frac{\text{Pro IO time}}{\text{Int IO time}}$$

$$\Rightarrow 20 = \frac{200 \mu\text{s}}{\text{Int IO time}}$$

$$\begin{aligned} \text{Avg inst exe time} &= \text{CPI} \times \text{cycle time} \\ &= 5 \times 5 \mu\text{s} \end{aligned}$$

$$= 25 \mu\text{s}$$



THANK - YOU