

CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE



Instruction & Addressing Modes

Lecture No.- 03

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Instructions

Topic

Variable Length Instructions

Topic

Register Spill

Topics to be Covered



Topic

Effective Address

Topic

Addressing Modes

#Q. A processor has 16 integer registers (R_0, R_1, \dots, R_{15}) and 64 floating point registers (F_0, F_1, \dots, F_{63}). It uses a 2-byte instruction format. There are four categories of instructions: Type-1, Type-2, Type-3, and Type 4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs). Type-2 category consists of eight instructions, each with 2 floating point register operands (2Fs). Type-3 category consists of fourteen instructions, each with one integer register operand and one floating point register operand (1R+1F). Type-4 category consists of N instructions, each with a floating-point register operand (1F).

The maximum value of N is 32 ?



Topic : Effective Address

- Address of operand in a computation-type instruction or
- The target address in a branch-type instruction.



Topic : Branch Instruction



Currently instⁿ I2 is in execution

$$PC = 204$$

I2 is a branch instⁿ

Branch not taken

Condition false

Next instⁿ to be
executed \Rightarrow I3



No change in PC

Branch taken

Condition
True

Next instⁿ to be executed,
is Target instⁿ.


ex:- Assume target is I6



PC = address of I6

= 210

Target add.
(Effective add.)







Topic : Instruction Cycle



- 
- The diagram illustrates the six steps of the instruction cycle. It consists of two columns of three steps each, separated by a vertical line. A large grey arrow points downwards from left to right, indicating the sequence of the steps. Above the arrow, a red circular arrow symbol indicates that the process is iterative, starting from step 1 and returning to step 1 after completing step 6.
1. Instruction Fetch
 2. Instruction Decode
 3. Effective Address Calculation
 4. Operand Fetch
 5. Execution
 6. Write Back Result



Topic : Fetch Cycle & Execution Cycle





Topic : Computation vs Branch Type Instruction



Instⁿ fetch :- CPU fetches instⁿ using PC value and increments PC.

ex :- — II — I2 and PC = 204

Instⁿ decode :- CPU decodes opcode and gets the operation.


ex :- CPU decodes I2 as branch instⁿ.

Eff. add. calculation :- CPU calculates target address.

ex :- Target address = 210

Execution :- CPU checks condition and updates PC by target add. if condition is true.

Branching



function call

ex:-

main()

{

 =

206

208

210

:

3

fun1()

{

 =

 =

 =

3

PC = 208

execution phase

1. current PC value stored on stack as return address
2. PC = first instⁿ's add. of function



Topic : Addressing Modes

- It specifies how and from where the operands are obtained for an instruction



$AC \leftarrow \#3$

or

$AC \leftarrow R3$


or

$AC \leftarrow M[3]$



Topic : Implied Mode

The opcode definition itself defines the operand




CX5- INC A \Rightarrow Increment AC



Topic : Immediate Mode

The address field of instruction specifies the operand value



This mode is used to use constant value within instn.

ADD R1, #12


↓
Immediate
Value

A handwritten-style assembly language instruction "ADD R1, #12" is shown. The immediate value "#12" is circled in green. A green arrow points from this circle down to the handwritten label "Immediate Value" written in green.



Topic : Direct Mode

The address field of instruction specifies the effective address






Topic : Indirect Mode



This mode is used to implement pointers.

The address field of instruction specifies the address of effective address



two mem. accesses needed to obtain operand.



Topic : Register Mode

(Reg. Direct)

P
W

The address field of instruction specifies a register which holds operand



ADD $\frac{R1}{\downarrow}$, $\frac{R2}{\downarrow}$
*Reg-
mode* *Reg-
mode*




Topic : Register Indirect Mode



The address field of instruction specifies a register which holds effective address

Used to shorten instⁿ length






Topic : Autoincrement/Autodecrement Mode




Variant of register indirect mode, in which content of register is automatically incremented or decremented to access a table of content sequentially.



ADD RI, (R2)+

or

ADD R1, - (R2)






Topic : Indexed Mode

(Index Reg. mode) \Rightarrow Used to access a specific element of array

Address part of instruction (base address) is added to index register value to get the effective address



$$\text{loc}(A[i]) = \underline{\text{Base}} + \frac{\text{Size of element}}{i} \cdot \text{Index}$$

*instn's
add. part*

E.A.

operation on $A[i] \Rightarrow$ Index Reg $\leftarrow i * \text{Size of element}$ } 2 instns
 Indexed mode instn

Actual instⁿ



op code	mode	Index Reg . number (designation)	add .
---------	------	--	-------

ADD R1, 1000 (R2)
or
ADD R1, R2 (1000)

$E_A = 1000 + R2$

$R2 \Rightarrow \text{Index Reg.}$
 $1000 \Rightarrow \text{Base add.}$

Topic : Scaled Addressing Mode



→ Advanced indexed mode, in which $i * \text{size}$ is also done in same instn.




Topic : PC-Relative Mode

(Position - Independent mode)

→ Used for intra-segment branching



Address part of instruction (offset) is added to PC register value to get the effective address



I2 in CPU

PC = 204

CPU decodes I2 as branch instn




target of I2 is I6



Target add. = 210

Target add. = $204 + \textcircled{6}$ Relative no.
 of locations
 to skip






Topic : Base Register Mode


Inter - segment branching

Address part of instruction (offset) is added to Base register value to get the effective address






Topic : Types of Addressing Modes





Topic : Example



mem. add.

Memory		
20	Opcode	Mode
21	Address = 50	
22	Next Instruction	
39	45	
40	70	
50	80	
60	90	
72	-----	
80	30	

PC = 20 - 22

R50 = 40 - 39

Index
XR = 10

AC

Mode	Effective Address	Operand
1. Immediate Mode	21	50
2. Direct Mode	50	80
3. Indirect Mode	80	30
4. Register Mode	—	40
5. Register Indirect Mode	40	70
6. Autodecrement Mode (True)	39	45
7. Indexed Mode	$50 + 10 = 60$	90
8. PC- Relative Mode	$22 + 50 = 72$	—

#Q. An instruction is stored at Location 300 with its address field at location 301. The address field has the value 400. A processor register contains the number 150. Evaluate the effective address, if addressing mode is:

A

Direct

B

Immediate

C

Relative

D

Register Indirect

#Q. In case the code is position independent, the most suitable addressing mode is

A

Direct mode

C

Relative mode

B

Indirect mode

D

Indexed mode

#Q. The addressing mode that permits relocation, without any change whatsoever in the code, is

- A** Indirect addressing
- B** Base register addressing
- C** Indexed addressing
- D** PC relative addressing

H. ω.

#Q. A relative branch mode type instruction is stored in memory at address 250. The branch is made to an address 450.

1. What should be the value of relative address field of the instruction?
2. Determine the value of PC before instruction fetch, after the fetch and after execution phase?

JOIN MY TELEGRAM

VISHVADEEP SIR PW

- Exam notification & updates
- Class Notifications
- Weekly Live Doubt Session
- Important PYQS
- Polls & Quiz





2 mins Summary



Topic

Effective Address

Topic

Addressing Modes



Happy Learning

THANK - YOU