

CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE



Cache Organization

Lecture No.- 03

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Cache Write

Topic

Write Through & Write Back

Topic

Write Allocate & No Write Allocate

Topics to be Covered



Topic

Cache Mapping

Topic

Direct Mapping

Topic

Tag

Topic

Index



#Q. Size of data sent to main memory from CPU:

1. For write hit, when a write through cache is used? $\Rightarrow 1 \text{ byte or } 1 \text{ data item size}$
2. For write miss, when a write through cache is used? $\Rightarrow 1 \text{ byte or } 1 \text{ data item size}$
3. For write hit, when a write back cache is used? $\Rightarrow 0$
4. For write miss, when a write back cache is used? $\Rightarrow 0$

#Q. Size of data sent from main memory to cache:

1.

For write hit, when a write through cache is used? $\Rightarrow \textcircled{O}$

2.


For write miss, when a write through cache is used? $\Rightarrow \textcircled{O}$

3.

For write hit, when a write back cache is used? $\Rightarrow \textcircled{O}$

4.

For write miss, when a write back cache is used? $\Rightarrow 1 \text{ block}$



[Question]

#Q. Consider a computer with the following features:

- 90% of all memory accesses are found in the cache (hit ratio = 0.9)
- The block size is 2 words and the whole block is read on any miss
- The CPU sends references to the cache at the rate of 10^7 words per second
- 25% of the above references are writes (writes = 25%, reads = 75%)
- The bus can support 10^7 words per second, read or writes (total bus bandwidth = 10^7)
- The bus reads or writes a single word at a time
- Assume at any one time, 30% of the block frames in the cache have been modified

Calculate the percentage of the bus bandwidth used on the average when:

1. Cache is write through with no write allocate
2. Cache is write back with write allocate




Topic : Cache Mapping

CPU always generates mm address.


$$cm \text{ loc}^n = f(\text{mm location})$$

mapping is done
on blocks.





Topic : Cache Mapping




- Direct Mapping
- Set Associative Mapping
- Fully Associative Mapping



Topic : Direct Mapping

- Blocks in cache = 10 (0-9)
- Blocks in Main memory = 100 (00-99)





Topic : Direct Mapping

Cache	Main Memory									
	00	01	02	03	04	05	06	07	08	09
0	10	11	12	13	14	15	16	17	18	19
1	20	21	22	23	24	25	26	27	28	29
2	30	31	32	33	34	35	36	37	38	39
3	:	:	:	:	:	:	:	:	:	:
4	90	91	92	93	94	95	96	97	98	99



Topic : Direct Mapping

cm block no. = (mm block no.) % (no. of blocks in cache)

$$\text{Tag} = \left\lfloor \frac{\text{mm block no.}}{\text{no. of blocks in cache}} \right\rfloor$$





Topic : Direct Mapping

CPU Request (MM block)	Mapping (CM block no.)	Hit /Miss	Comments
53	$53 \% 10 = 3$ goto block 3 in cache & check	MISS	Bring mm block 53 content in cache at block no. 3.
93	$93 \% 10 = 3$ goto block 3 in cache & check ↓ block 53 content is in cache	MISS	bring mm block 93 content in cache at block no 3, by replacing block 53 content.



Topic : Direct Mapping



Tag :- It identifies among all competitors which one is present in cache at this block.

one tag is stored in cache for each block in cache.

no. of tags = no. of blocks in cache




Topic : Direct Mapping


- Blocks in cache = 4 (00-11) o ↳ 3
- Blocks in Main memory = 8 (000-111) o ↳ 7



Topic : Direct Mapping





Main Memory	
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7



no. of blocks in Cache = 4
 $= 2^2$



Topic : Direct Mapping

CPU Request (MM block)	Mapping (CM block no.)	Hit /Miss	Comments
$(6)_{10}$ $= (110)_2$		miss	bring mm block 110 content in cache at block 10 with tag 1.
$(2)_{10}$ $= (010)_2$		miss	bring mm block 010 content in cache at block 10 by replacing mm block 110 and change tag 1 to 0.






Topic : Direct Mapping

- Blocks in cache = 4 (00-11)
- Blocks in Main memory = 8 (000-111)
- Block Size = 2 Bytes = $2^1 B$
- Size of Cache memory = $4 * 2 = 8 \text{ bytes}$
- Size of Main memory = $8 * 2 = 16 \text{ bytes} = 2^4 B$
- Size of Main memory address = 4 bits
byte addressable



Topic : Direct Mapping





Topic : Direct Mapping

CPU Request (MM add.)	Mapping(CM block no.)	Hit/Miss	Comments
$(1100)_2$	<p>110 0 mm block no. Tag cm block 1 10 0</p>	miss	bring mm block 110 content in cache at block 10 with tag 1
$(1101)_2$	<p>110 1 Tag cm block no. 1 10 1</p>	hit	CPU accessed byte 1 of this block from Cache.



Topic : Direct Mapping

$$\text{no. of bits in byte offset} = \log_2(\text{block size})$$

$$\text{no. of bits in cm block no.} = \log_2(\text{no. of blocks in cache})$$

$$\text{no. of blocks in cache} = \frac{\text{Cache size}}{\text{block size}}$$

$$\text{Tag directory size or metadata} = \text{no. of blocks in cache} * \text{Tag bits}$$


Ques) mm add. = 20 bits

cm size = 512 bytes

block size = 16 bytes = $2^4 B$

Direct mapping

byte offset = 4 bits



Tag directory size = $(2^5 * 11)$ bits

Index = 5 bits

Tag = 11 bits

$$\text{no. of blocks in cache} = \frac{512 B}{16 B}$$

$$= \frac{2^9}{2^4}$$

$$= 2^5$$


$$\downarrow$$

cm block no = 5 bits

Ques) mm add. = 32 bits

cm size = 32 KB

block size = 32 B = 2^5 B = byte offset = 5 bits



direct mapping

Index = 10 bits

Tag = 17 bits

Tag directory size = $2^{10} * 17$ bits
= 17 k bits

$$\text{no. of blocks in cache} = \frac{\text{32KB}}{\text{32B}}$$

$$= 1K$$

$$= 2^{10}$$


↓

$$\text{cm block no.} = 10$$

Ques) mm add = 30 bits

cm size = 128 KB

Tag = 13 bits



mm add.

Ques) Direct mapping

cm size = 256 K bytes

Tag = 11 bits

mm size = 0.5 GB ?

↓
byte addressable

Tag	block	byte
-----	-------	------


$$\begin{aligned} 11 &\leftarrow \log_2 256K \\ &= 18 \text{ bits} \\ &\quad \boxed{29 \text{ bits}} \end{aligned}$$

$$\text{mm size} = 2^{29} \text{ bytes}$$

$$= 512 \text{ MB}$$

$$= 0.5 \text{ GB}$$

Cache Initialization :-




valid / invalid

0 Invalid

1 Valid

write back cache performance improvement :-



Dirty {
 0
 1

if block is not modified
if block is dirty

write back the block from cache
to mm, which have dirty bit 1.

$$\text{Tag directory size} = \underset{\text{in cache}}{\text{no. of blocks}} * (\text{Tag} + \text{extra bits})$$

Ques) Direct mapping

mem add = 30 bits


cm size = 4K B

block size = 16 B = 2^4 B

for each block in cache tag , 1 valid/invalid , 1 modified bit stored .

Tag directory size = 5120 bits ?

$$\begin{aligned} &\hookrightarrow 2^8 * (18 + 1 + 1) \text{ bits} \\ &= 256 * 20 \text{ bits} = \underline{\underline{5120 \text{ bits}}} \quad \text{Ans.} \end{aligned}$$





2 mins Summary



Topic

Cache Mapping

Topic

Direct Mapping

Topic

Tag

Topic

Index



Happy Learning

THANK - YOU