

CS & IT ENGINEERING



Operating System

Memory Management

Lecture -2

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Memory Management

Topic

Memory Management Technique

Topic

Contiguous Memory Management Technique

Topics to be Covered



Topic

Non-Contiguous MMT

Topic

Paging

Topic

Page Table



Topic : Paging



- Process is divided in equal size of partitions called as pages
- Physical memory is divided in same size of partitions called as frames
- Pages are scattered in frames
- CPU always generates logical address





Topic : Paging



Consider

- A process has 4 pages
- Main memory has 8 frames

Process		Page table	
00		00	011
01		01	101
10		10	010
11		11	111

mm	
000	
001	
010	Page 10
011	Page 00
100	
101	Page 01
110	
111	Page 11



Topic : Paging

Logical add
↓
4 Pages

Logical add	Process
000	a
001	b
010	c
011	d
100	e
101	f
110	g
111	h

Process	Page Table
00	011
01	101
10	010
11	111

Page size = 2 bytes

Process size = $4 * 2B = 8B$

→ logical address space

addresses 8 frames
Physical Memory


0000		frame 000
0001		
0010		001
0011		
0100	e	010
0101	f	
0110	a	011
0111	b	
1000		100
1001		
1010	c	101
1011	d	
1100		110
1101		
1110	g	111
1111	h	

→ physical add. space

mm size = $8 * 2B$
 $= 16B = 2^4B$

↓
address = 4 bits

L.A.




no. of bits needed for $d = \log_2 (\text{page size in bytes})$

no. of bits needed for $p = \log_2 (\text{no. of pages in process})$

$$\text{no. of pages in process} = \frac{\text{L.A.S.}}{\text{Page size}}$$

P.A.




no. of bits needed for $d = \log_2 (\text{page size in bytes})$

no. of bits needed for $f = \log_2 (\text{no. of frames in mm})$

$$\text{no. of frames in mm} = \frac{\text{P.A.S.}}{\text{Page size}}$$


CPU generates C.A. 011





Topic : Paging

L.A. to P.A. translation





Topic : Paging



- Processor will have a view of process and its pages
- Page table is used to map a process page to a physical frame
- Number of entries in page table = Number of pages in process
- OS maintains a page table for each process





Topic : Question

#Q. Consider a paged memory system where the logical address of 29 bits and physical address of 35 bits. If each page table entry is of 4 bytes and page size is 1KB then:


$$\text{Page size} = 1\text{KB} = 2^{10}\text{B} \Rightarrow d = 10 \text{ bits}$$

1. Number of pages in process? $= 2^{19}$
2. Number of frames in main memory? 2^{25}
3. Number of bits for page number? 19 bits
4. Number of bits for frame number? 25 bits
5. Number of entries in page table? 2^{19}
6. Page table size? $2^{19} * 4\text{B} = 2^{21}\text{B} = 2\text{MB}$

$$\text{no. of pages in process} = \frac{2^{29} \text{ B}}{1 \text{ KB}} = 2^{19} \Rightarrow \text{page no.} = 19 \text{ bits}$$

$$\text{no. of frames in mm} = \frac{2^{35} \text{ B}}{1 \text{ KB}} = 2^{25} \Rightarrow \text{frame no.} = 25 \text{ bits}$$

L.A.



P.A.



page table entry = frame no + extra bits
 (4 bytes) 32 bits = 25 bits + extra bits
 extra bits = 7 bits



Topic : Question

[GATE-2001]



#Q. Consider a machine with 64 MB physical memory and a 32-bit virtual address space. If the page size is 4 KB, what is the approximate size of the page table?

$$P.A. = 26 \text{ bits}$$


$$\rightarrow 2^{12} B \Rightarrow d = 12 \text{ bits}$$

A 16 MB

B 8 MB

C ✓ 2 MB

D 24 MB



$$\begin{aligned} P.T. \text{ Size} &= 2^{20} * 14 \text{ bits} \\ &= 14 \text{ M bits} \\ &\approx 2 \text{ MB} \end{aligned}$$

$$L.A. = 24 \text{ bits}$$

#Q. Consider a paged memory system where the process size is 16MB and main memory size is 4GB. The page size is 2KB.

$$\rightarrow P.A. = 32 \text{ bits}$$

$$\rightarrow 2^{11} B \rightarrow d = 11 \text{ bits}$$

A

Number of pages in process?

$$2^{13}$$

B

Number of frames in main memory?

$$2^{21}$$

C

Number of bits for page number?

$$13 \text{ bits}$$

D

Number of bits for frame number?

$$21 \text{ bits}$$

E



Number of entries in page table?

$$2^{13}$$

F

Page table size?

$$\rightarrow 2^{13} * 21 \text{ bits}$$



#Q. Consider a paged memory system where the process size is 128MB and main memory size is 2GB. The page size is 1KB.

$$LA = 27 \text{ bits}$$

$$P.A = 31 \text{ bits}$$

$$d = 10 \text{ bits}$$

A

Number of pages in process? 2^{17}

B

Number of frames in main memory? 2^{21}

C

Number of bits for page number? 17

D

Number of bits for frame number? 21

E

Number of entries in page table? 2^{17}


F

Page table size? $2^{17} * 21 \text{ bits}$

L.A. 27



P.A.



#Q. Consider a paged memory system where the logical address is 25 bits and physical address is 33 bits. The page size is 4KB. $\xrightarrow{2^{12} B \Rightarrow d = 12 \text{ bits}}$

A

Number of pages in process? 2^{13}

B

Number of frames in main memory? 2^{21}

C

Number of bits for page number? 13

D



Number of bits for frame number? 21 bits

E

Number of entries in page table? 2^{13}

F

Page table size? $2^{13} * 21 \text{ bits}$



Ques)

P.T. size = 4 KBytes

P.T. entry = 4 B

no. of pages in process = — ?

Solⁿ

$$4 \text{ KB} = \text{no. of pages} * 4 \text{ B}$$


$$\text{no. of pages} = 1 \text{ K} = 2^{10}$$

Ques) In prev. questⁿ if

page size = 256 bytes $\rightarrow 2^8 \text{ B}$
 $\rightarrow 8 \text{ bits}$

then L.A. 18 bits ?

Solⁿ



$\rightarrow p = 10 \text{ bits}$

[MCQ]

[GATE-2015]



#Q. A computer system implements 8 kilobyte pages and a 32-bit physical address space. Each page table entry contains a valid bit, a dirty bit, three permission bits, and the translation. If the maximum size of the page table of a process is 24 megabytes, the length of the logical address supported by the system is 36 bits?

$$24\text{MB} = \text{no. of pages} \times 3\text{B}$$

$$\frac{24\text{M}}{3} = \text{no. of pages}$$

$$\text{no. of pages} = 8\text{M}$$

$$= 2^{23}$$

$$P = 23 \text{ bits}$$

P.A. 32-bits

f	d
19	13

L.A.

P	d
23	13

36 bits

$$\begin{aligned} \text{P.T. entry size} &= 19 + 5 \text{ bits} \\ &= 24 \text{ bits} \\ &= 3 \text{ bytes} \end{aligned}$$




Topic : Paging



Where the Page table Stored?



in mm.



mm.



Process
pages



Topic : Paging



Performance of Paging

$$\text{Effective mem. access time} = 2 * t_{mm}$$

if P.T. is very small and can be stored in CPU registers

$$E.m.A.T. = t_{mm}$$



Topic : Paging



TLB (Translation Lookaside Buffer)


↓
a hardware used to improve performance of paging.

It stores recent and more frequently accessed P.T. entries




Topic : Paging

TLB (Translation Lookaside Buffer)



CPU access TLB with L.A.



using TLB

$$E.M.A.T. = H * (t_{TLB} + t_{mm}) + (1-H) [t_{TLB} + 2t_{mm}]$$

or

$$= t_{TLB} + t_{mm} + (1-H) t_{mm}$$

Ques)

$$t_{TLB} = 20 \text{ ns}$$

$$t_{mm} = 500 \text{ ns}$$

$$H = 80\%$$

$$E.M.A.T. = \underline{620} \text{ ns?}$$

Solⁿ

$$\begin{aligned} E.M.A.T. &= 20 + 500 + 0.2 * 500 \\ \text{with TLB} &= 620 \text{ ns} \end{aligned}$$

$$\begin{aligned} E.M.A.T. &= 2 * 500 \\ \text{without TLB} &= 1000 \text{ ns} \end{aligned}$$

Ques)

In prev. questⁿ, performance gain by using TLB as compared to not using TLB — ?

Solⁿ

$$\begin{aligned} &= \frac{1000 \text{ ns}}{620 \text{ ns}} \\ &= 1.61 \end{aligned}$$

Ques) $t_{TLB} = 10ns$

EMAT with TLB = $500ns$

—||— w/o TLB = $900ns$

$H = \text{——} ?$

$900ns = 2 t_{mm}$


$t_{mm} = 450ns$

$$500 = 10 + 450 + (1-H) 450$$

$$H = 0.9111$$

$$= 91.11\%$$

Memory Management Unit (MMU):- it translates L.A. into P.A.



page table base reg.

↓
stores starting add.
of P.T. of current running process

TLB implementatⁿ

TLB stores only
P.T. entry



when context switch happens
all TLB entries are made
invalid.

TLB stores process id
with each P.T. entry



multiple processes' P.T.
entries can be present
in TLB at a time.



2 mins Summary

Topic

Non-Contiguous MMT

Topic

Paging

Topic

Page Table



Happy Learning

THANK - YOU

