

# CS & IT ENGINEERING

## COMPUTER ORGANIZATION AND ARCHITECTURE



### Cache Organization

Lecture No.- 01

By- Vishvadeep Gothi sir



# Recap of Previous Lecture



**Topic**

Multiple Chips in Single Memory System

**Topic**

DRAM Refresh

# Topics to be Covered



Topic

Locality of Reference

Topic


Cache Memory

Topic

Working of Cache

## [MCQ]

#Q. A 4 kilobyte (KB) byte-addressable memory is realized using four 1 KB memory blocks. Two input address lines (IA4 and IA3) are connected to the chip select (CS) port of these memory blocks through a decoder as shown in the figure. The remaining ten input address lines from IA11-IA0 are connected to the address port of these blocks. The chip select (CS) is active high.



The input memory addresses (IA11-IA0), in decimal, for the starting locations (Addr=0) of each block (indicated as X1, X2, X3, X4 in the figure) are among the options given below. Which one of the following options is CORRECT?

A (0, 1, 2, 3)

C (0, 8, 16, 24)

B (0, 1024, 2048, 3072)

D (0, 0, 0, 0)

	$IA_{1,1}$	$IA_{1,0}$	$\dots$	$IA_4$	$IA_3$	$IA_2$	$IA_1$	$IA_0$	
$x_1 \Rightarrow$	0	0	- - -	0	0	0	0	0	0
$x_2 \Rightarrow$	0	0	- - -	0	0	1	0	0	8
$x_3 \Rightarrow$	0	0	- - -	0	1	0	0	0	16
$x_4 \Rightarrow$	0	0	- - -	0	1	1	0	0	24

#Q. A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M X 4-bit DRAM chips. The number of rows of memory cells in the DRAM chip is  $2^{14}$ . The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milliseconds. The percentage (rounded to the closest integer) of the time available for performing the memory read/write operations in the main memory unit is \_\_\_\_?

Ans = 59 to 60

$$\text{chip refresh-time} = 2^{14} * 50 \text{ ns}$$

$$2^{10} = 1K$$

$$= 16 * 50 \text{ usec}$$

$$= 800 \text{ usec}$$

$$= 0.8 \text{ msec}$$

$$2^{10} = 1024$$

$$2^4 * 1024 * 50 \text{ ns}$$

$$= 819200 \text{ ns}$$

$$= 0.81920 \text{ ms}$$

$$\% \text{ of time for } R(\omega) = \frac{2 - 0.8}{2} * 100\%.$$

$$= 60\%$$

$$= \frac{2 - 0.8192}{2} * 100\%.$$


$$\approx 59\%$$



## Topic : Locality of Reference



If CPU has requested one address for memory access, then that particular address or near by addresses will be accessed soon.





## Topic : Locality of Reference




### Types:

1. Spatial (according to space)
2. Temporal (according to time)




## Topic : Cache Memory



• Use of cache reduces avg. mem. access time.



## Topic : Cache Memory





## Topic : Working of Cache Memory

1. Cache Hit :- If CPU's demanded content is present in cache.

2. Cache Miss :- —————— is not ——————

3. Hit Ratio =  $\frac{\text{no. of hits}}{\text{total mem. references}}$

$$\text{miss ratio} = (1 - h)$$

miss penalty :- CPU's time spent during cache miss.

- ↳ Reading content from mm
- ↳ Bringing missed block from mm -to cache .



## Topic : Average Memory Access Time

$$T_{avg} = \left( H * \text{mem. access time for hit} \right) + \left( 1-H \right) * \text{mem access time for miss}$$

.....

①



## Topic : Types of Cache Accesses



**Simultaneous Access:** (Parallel access)

Request for cache and main-memory are generated simultaneously



$$T_{avg} = H * t_{cm} + (1-H) t_{mm} \quad \dots \textcircled{2}$$

$t_{cm}$  = cm access time

$t_{mm}$  = mm ————




## Topic : Types of Cache Accesses



**Hierarchical Access:** (serial access)

Only cache is accessed first



$$\begin{aligned} T_{avg} &= H * t_{cm} + (1-H) (t_{cm} + t_{mm}) \\ &= \cancel{H t_{cm}} + t_{cm} - \cancel{H t_{cm}} + (1-H) t_{mm} \\ &= t_{cm} + (1-H) t_{mm} \quad \dots \dots \dots \textcircled{3} \end{aligned}$$



## Topic : When to Use Which Formula



if  $t_{cm}$ ,  $t_{mm}$  given

NO

which means  
hit time } given  
miss time } given

↓  
use general formula  
eg ①

default for  
PSUs

NO

use simultaneous  
access

(cache search time or lookup  
time is negligible)  
eg ②

yes

if words 'level' or  
'hierarchy' given

yes

Hierarchical  
access eg ③

→ default for  
GATE, Test series

#Q. Assume that for a certain processor, a read request takes 200 nanoseconds on a cache miss and 25 nanoseconds on a cache hit. Suppose while running a program, it was observed that 60% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is\_\_\_\_\_?

(General formula)

$$\begin{aligned} &= 0.6 * 25 + 0.4 * 200 \\ &= 15 + 80 \\ &= 95 \text{ ns} \end{aligned}$$

#Q. In a two-level hierarchy, if the top level has an access time of 15 ns and the bottom level has an access time of 80 ns, what is the hit rate on the top level required to give an average access time of 20ns?

$$t_{cm} = 15 \text{ ns}$$

$$t_{mm} = 80 \text{ ns}$$

$$t_{avg} = 20 \text{ ns}$$

Hierarchical

$$20 = 15 + (1-H) 80$$

$$5 = 80 - 80H$$

$$H = \frac{75}{80}$$

$$= \underline{0.9375} \quad \text{Ans}$$

#Q. In previous question if hit rate of the top-level memory is 100%, then the access time of bottom level memory will be 80 ns?

$$\begin{aligned}T_{avg} &= H * t_{cm} + (1-H)(t_{cm} + t_{mm}) \\&= t_{cm} + 0 * (t_{cm} + t_{mm}) \\&= t_{cm}\end{aligned}$$


#Q. MM access time = 20ns

Cache access time = 5ns

$T_{avg} = 4\text{ns}$

$H = ?$

Hierarchical access



Invalid Quest  
because  $\frac{T_{avg}}{t_{cm}} < 1$   
↓  
not possible

#Q. MM access time = 200ns

Cache access time = 15ns

H = 90%

Hierarchical access

Speed up of memory system with cache as compared to without cache is?

$$\begin{aligned}t_{avg} &= 15 + 0.1 * 200 \\&= 35 \text{ ns}\end{aligned}$$

$$\begin{aligned}\text{speed up} &= \frac{200 \text{ ns}}{35 \text{ ns}} \\&= \underline{\underline{5.71 \text{ Ans}}}\end{aligned}$$

#Q. A computer system contains a cache. Uncached memory access takes 7 times longer than access to cache. If cache has a hit ratio 0.9. The ratio of cached memory access time to uncached memory access time is?

$$t_{cm} = x$$

$$t_{mm} = 7x$$

$\rightarrow$  with cache

$$= \frac{t_{avg}}{t_{mm}}$$

$$= \frac{0.9 * x + 0.1 * 7x}{7x}$$

$$= \frac{1.6}{7} = 0.22857$$

no cache  $\Rightarrow$  only mm

#Q. Consider a system with a CPU which runs on 2MHz clock rate. The system contains cache in its memory hierarchy. The cache is hierarchically accessed and takes 5 cycles for an access. The main memory access takes 75 cycles. The hit rate of cache needed to get a break even for using the cache is \_\_\_\_\_ %?

$$\overline{T}_{avg} = t_{mm}$$

$$75 = 5 + (1-H) 75$$

$$70 = 75 - 75H$$

$$H = \frac{5}{75}$$

$$= 0.067 \text{ or } 6.67\%$$



## Topic : $T_{avg}$ When Locality of Reference is Used

replace  $t_{mm}$  by  $t_{bt}$

$t_{bt}$  = block transfer time from mm to cache

Sim :-  $t_{avg} = H * t_{cm} + (1-H) t_{bt}$

Hier :-  $t_{avg} = t_{cm} + (1 - H) t_{bt}$

#Q. In a two-level hierarchy, the top level has an access time of 10 ns and hit rate of 90%. If the block transfer from main memory to cache takes 500ns in case of miss then average memory access time is 60?

$$= 10 + 0.1 * 500$$

$$= 60 \text{ ns}$$

#Q. Byte transfer time from mm to cache = 50ns

block size = 16 bytes

Block transfer time from mm to cache = 800 ns?

$$16 * 50\text{ns} = 800\text{ns}$$

#Q. Byte transfer time from mm to cache = 50ns

block size = 16 words =  $16 * 4B = 64 B$

1 Word = 4 bytes

Block transfer time from mm to cache = 3200 ns?

$$\begin{aligned} t_{bt} &= 64 * 50 \text{ ns} \\ &= 3200 \text{ ns} \end{aligned}$$

#Q. Word transfer time from mm to cache = 50ns

block size = 16 words

Block transfer time from mm to cache = 800 ns?

$$t_{bt} = 16 * 50 = 800 \text{ ns}$$

#Q. Word transfer time from mm to cache = 50ns

$$\text{block size} = 64 \text{ bytes} = \frac{64 \text{ B}}{4 \text{ B}} = 16 \text{ words}$$

$$1 \text{ Word} = 4 \text{ bytes}$$

Block transfer time from mm to cache = 800 ns?

$$\begin{aligned}t_{bt} &= 16 * 50 \\&= 800 \text{ ns}\end{aligned}$$

#Q. First byte transfer time from mm to cache = 10ns

Remaining each byte transfer time from mm to cache = 2ns

block size = 32 bytes

Block transfer time from mm to cache = 72 ns?

$$\begin{aligned}t_{bt} &= 10\text{ns} + (31 * 2\text{ns}) \\&= 72\text{ns}\end{aligned}$$

#Q. First word transfer time from mm to cache = 10ns

Remaining each word transfer time from mm to cache = 2ns

$$\text{block size} = 128 \text{ bytes} = \frac{128 \text{ B}}{2 \text{ B}} = 64 \text{ words}$$

Word size = 2 bytes

Block transfer time from mm to cache = 136 ns?

$$\begin{aligned} t_{bt} &= 10\text{ns} + (63 * 2\text{ns}) \\ &= 136 \text{ ns} \end{aligned}$$

#Q. A direct mapped cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is \_\_\_\_\_ ?

$$t_{bt} = 20 + (31 * 5) \text{ ns} = 175 \text{ ns}$$

$$\frac{\text{Sim.}}{t_{avg}} = 0.94 * 3 + 0.06 * 175 \text{ ns} = 13.3 \text{ ns}$$

$$\begin{aligned} \text{block size} &= \frac{256B}{8B} \\ &= 32 \text{ words} \end{aligned}$$

$$\begin{aligned} \text{Hier.} \\ &= 3 + 0.06 * 175 \text{ ns} = 13.5 \text{ ns} \end{aligned}$$

8B



## 2 mins Summary



**Topic**

Locality of Reference

**Topic**

Cache Memory

**Topic**

Working of Cache



# Happy Learning

## THANK - YOU