

CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE



IO Organization

Lecture No.- 02

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Peripheral Device

Topic

IO vs Memory Buses

Topic

Memory Mapped IO vs IO Mapped IO

Topic

Asynchronous Data Transfer

Topic

Modes of Transfer

Topics to be Covered



Topic


Interrupt I/O

Topic

DMA

Topic

Cycle Stealing





Topic : Modes of Transfer

1. Programmed I/O or Program controlled I/O (Polling)
2. Interrupt I/O
3. DMA (Direct mem. Access)
 - b/w CPU & I/O
 - b/w I/O and mem.

Use of DMA \Rightarrow Booting
Page fault service
Application (process) arrival



Topic : Programmed IO



- There is no any provision through which IO can inform to CPU about data transfer
- IO sets its own status and waits
- CPU runs program periodically and checks the status of each device one-by-one
- If any device has its status set then CPU performs data transfer for it.

Disadvantage :- wastage of CPU time due to periodic program execution and status check.



Topic : Time Required in Programmed IO



= Time needed to
check status
of device + data transfer time

depends on
I/O speed

status size = min. size of
Content sent b/w
I/O & CPU.



Topic : Interrupt Initiated IO



- IO device has a provision (Interrupt Signal) to inform to CPU about communication.



Topic : Interrupt Initiated IO

- IO device has a provision (Interrupt Signal) to inform to CPU about communication.

- When CPU receives interrupt:

- It completes execution of current instruction
- Saves the status (PC, PSW etc.) of current process onto the stack
- Branches to service the interrupt
- Resumes the previous process by taking out the values from stack



QPTRS

- #Q. The following are some events that occur after a device controller issues an interrupt while process L is under execution.
- P. The processor pushes the process status of L onto the control stack
 - Q. The processor finishes the execution of the current instruction
 - R. The processor executes the interrupt service routine
 - S. The processor pops the process status of L from the control stack
 - T. The processor loads the new PC value based on the interrupt
- Which of the following is the correct order in which the events above occur?

A

✓QPTRS

C

TRPQS

B

PTRSQ



D


QTPRS



Topic : Interrupt Initiated IO

cpu checks for interrupt after every instⁿ execution .







Topic : Vectored vs Non-Vectored



Vectored

- Device sends interrupt and vector

reference of
ISR

Non-Vectored (scalar)

- Device sends only interrupt

CPU first executes a default ISR
and obtains actual ISR.





Topic : Maskable vs Non-Maskable



Maskable

- CPU can accept or **reject** the interrupt

keep pending
or
reject

Non-Maskable

- CPU always accepts the interrupt



Topic : Internal Vs External

External

- Device Generates the interrupt

Internal

- Interrupt due to unexpected error during instruction execution


- ↓
1. CPU can not execute current "inst".
 2. CPU first services "interrupt".
 3. CPU restarts the "inst".

ex:- page fault .



Topic : Simultaneous Interrupts

CPU services interrupt of highest priority device.



Priority based interrupt handling





Topic : Time Required in Interrupt IO



$$= \frac{\text{Interrupt overhead time}}{\text{service time}}$$

#Q. Consider a CPU which takes 0.2 microseconds as interrupt overhead time when a device generates interrupt for CPU, and CPU accepts it. After that CPU takes 5 cycles to service the interrupt. If CPU runs on 1MHz clock rate then total time CPU spends for interrupt service is 5.2 microseconds?

$$= 0.2 \text{ usec} + 5 \text{ cycles}$$

$$= 0.2 \text{ usec} + 5 * \frac{1}{1 \text{ MHz}}$$

$$= 5.2 \text{ usec}$$

#Q. Consider a CPU which takes 0.5 nanoseconds as interrupt overhead time when a device generates interrupt for CPU, and CPU accepts it. After that CPU takes 6 cycles to service the interrupt. The total time CPU spends for interrupt service is 1.7 nanoseconds. The clock rate of the CPU is 5000 MHz?

$$1.7 \text{ ns} = 0.5 \text{ ns} + 6 \text{ cycles} * \frac{1}{\text{clock rate}}$$

$$1.2 \text{ ns} = \frac{6}{\text{clock rate}}$$

$$\text{clock rate} = \frac{6}{1.2 \text{ ns}}$$

$$= 5 \text{ GHz}$$

$$= 5000 \text{ MHz}$$

- #Q. A device with data transfer rate 20 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 10 microsecond.
1. Total time required in programmed IO for 10 bytes data transfer?
 2. Total time required in interrupt IO for 10 bytes data transfer?
 3. What is the minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode?

$$\begin{aligned}1. \text{ Prog. I/O time} &= \text{status check time} + \text{data transfer time} \\&= 50 \mu\text{sec} + (10 * 50 \mu\text{sec}) \\&= 550 \mu\text{sec}\end{aligned}$$

$$\begin{aligned}\text{for } 20 \text{ KB, device takes} &= 1 \text{ sec} \\ \text{for } 1 \text{ B, } \frac{1}{20} &= \frac{1 \text{ sec}}{20 \text{ KB}} * 1 \text{ B} \\ &= \frac{1}{20} \text{ msec} \\ &= \frac{1000}{20} \mu\text{sec} \\ &= 50 \mu\text{sec}\end{aligned}$$

2. Interrupt I/O = $10 \text{ usec} + (50 \times 10)$
= 510 usec

3. Performance gain or speed up = $\frac{\text{slower technique time}}{\text{faster technique time}}$
= $\frac{550 \text{ usec}}{510 \text{ usec}}$
= 1.078

[NAT]

GATE - PYQ

P
W

Ans = 25

#Q. A device with data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4 microsecond. The byte transfer time between the device interface register and CPU or memory is negligible. What is the minimum performance gain of operating the device under interrupt mode over operating it under program-controlled mode?

$$\begin{aligned}10KB, \text{ time} &= \frac{1 \text{ sec}}{10KB} \\1B \text{ time} &= \frac{1 \text{ sec}}{10KB} * 1B \\&= 0.1 \text{ msec} \\&= 100 \text{ usec}\end{aligned}$$

$$\begin{aligned}\text{Performance gain} &= \frac{\text{Prog. I/O time}}{\text{Interrupt I/O time}} \\&= \frac{100 \text{ usec} + 0}{4 \text{ usec} + 0} \\&= 25\end{aligned}$$



2 mins Summary

Topic

Interrupt IO

Topic

DMA

Topic

Cycle Stealing





Happy Learning

THANK - YOU