



# CS & IT ENGINEERING

## COMPUTER ORGANIZATION AND ARCHITECTURE



### Basics of COA

Lecture No.- 02

By- Vishvadeep Gothi sir



# Recap of Previous Lecture



Topic

Architecture vs Organization

Topic

Numbers & Data in Computers

Topic

Components of Computer

Topic

System Buses

Topic

Types of Buses

# Topics to be Covered



Topic


CPU Registers

Topic

Memory Access

Q.27


A partial data path of a processor is given in the figure, where RA, RB, and RZ are 32-bit registers. Which option(s) is/are CORRECT related to arithmetic operations using the data path as shown?



- |     |  |
|-----|--|
| (A) | The data path can implement arithmetic operations involving two registers.                             |
| (B) | The data path can implement arithmetic operations involving one register and one immediate value.      |
| (C) | The data path can implement arithmetic operations involving two immediate values.                      |
| (D) | The data path can only implement arithmetic operations involving one register and one immediate value. |




## Topic : Memory Access



when CPU receives enabled ready signal from mem., then only it can initiate read/write operation in memory.

Memory :-





## Topic : Memory Operations

- Memory Read
  - 1. CPU sends add. through Add. bus to memory
  - 2. CPU sends enabled Read Control signal.
  - 3. memory performs read on given address and send data to CPU through data bus.
- Memory Write
  - 1. CPU sends add. to mem. through address bus
  - 2. CPU —————— Data —————— data bus
  - 3. CPU sends enabled write Control signal.
  - 4. memory performs write of given data on given address.



## Topic : Example

- CPU can perform 1 operation in every 10 nanoseconds
- Memory can perform 1 operation in every 100 nanoseconds

Number of memory operations CPU can perform in 500 nanoseconds?

$$\frac{500}{10 \text{ ns}} \approx 4$$



## Memory Addressing :-



no. of cells	4	8	16	32	$2^n$	$x$
address length	2-bits	3 bits	4 bits	5 bits	$n$ bits	$\lceil \log_2 x \rceil$ bits

no. of cells	address
$512 = 2^9$	9 bits
$16k = 2^{14}$	14 bits
$4M = 2^{22}$	22 bits
$2G = 2^{31}$	31 bits

address	no. of cells
18 bits	$2^{18} = 256k$
27 bits	$2^{27} = 128M$

## Types of memory :-

(default)


Byte addressable memory

↓  
In one cell, one byte stored

or

on one address, one byte stored

← 1B →




word addressable memory

↓

In one cell, one word is stored  
or

on one address, one word is stored

← 1word →



Total mem. capacity = no. of cells \* 1 cell capacity

ex:-

$$= 4 * 1B$$

$$= 4B$$

address	no. of cells	mem. Capacity (byte addressable)
16 bits	$2^{16} = 64\text{k}$	$64\text{k} * 1\text{B} = 64\text{KB}$
32 bits	$2^{32} = 4\text{G}$	$4\text{G} * 1\text{B} = 4\text{GB}$

ex:-

mem. capacity =  $8\text{MB}$   
 byte addressable  
 no. of cells =  $\frac{2^{23}}{2}$   
 address =  $\underline{\underline{23}}$  bits

no. of cells =  $\frac{8\text{MB}}{1\text{B}} = 8\text{M}$   
 $= 2^{23}$   
 $\downarrow$   
 add = 23 bits

ex:- mem. capacity = 16 GB  
 mem. word addressable  
 1 word = 8 bytes  
 $\text{add.} = \underline{31}$  bits

Soln

$$\text{no. of cells} = \frac{16 \text{ GB}}{8 \text{ B}}$$

$$= 2^G$$

$$= 2^{31}$$

$$\text{add.} = \underline{31} \text{ bits}$$

ex:- word addressable mem.  
 word length = 32 bits = 4 B  
 mem. size = 2 GB  
 $\text{add.} = \underline{29}$  bits

Soln

$$\text{no. of cells} = \frac{2 \text{ GB}}{4 \text{ B}} = \frac{2^1 \cdot 2^{30}}{2^2} = 2^{29}$$

$\downarrow$

$$\text{add.} = 29 \text{ bits}$$

ex:- word addressable mem.

word size = 64 bits

address = 18 bits

mem. size = 2 Mbytes

---

Soln no. of cells =  $2^{18}$

mem. size =  $2^{18} * 64$  bits

$$= 2^{18} * 8 \text{ bytes}$$

$$= 2^{18} * 2^3 \text{ Bytes}$$

$$= 2^{21} B = 2^{MB}$$




## Topic : Storing Content in Memory



A content (Instn) of 4 bytes to be stored in memory, starting from add = 200.


ex :- 1

Byte addressable




ex :- 2

word addressable (1 word  
= 2 B)




ex :- 3

word addressable  
(1 word = 4 B)





## Topic : Storing Content in Memory



(Byte addressable mem.)

#Q. A CPU has 4 bytes instructions. A program (Instructions  $I_1$  to  $I_{200}$ ) starts at address 200 (in decimal). Find the address of following instructions:

$$1. I_1 = 200$$


$$2. I_7 = 224$$

$$3. I_{110} =$$

starting add. of inst<sup>n</sup>  $I_n = \text{Base} + (i-1)\text{size}$

$$= 200 + (110-1)4$$

$$= 636$$



#Q. A CPU has 4 bytes instructions. A program (Instructions  $I_1$  to  $I_{200}$ ) starts at address 800 (in decimal). What should be the PC value when instruction  $I_8$  will be executing in CPU?

if  $I_8$  is in execution then PC will hold add. of  $I_9$ .

$$\begin{aligned}\text{Add. of } I_9 &= 800 + (9-1)4 \\ &= 832\end{aligned}$$


#Q. A CPU has 4 bytes instructions. A program (Instructions  $I_1$  to  $I_{200}$ ) starts at address 800 (in decimal). What should be the PC value when instruction  $i$  will be executing in CPU?

$$\begin{aligned}PC &= \text{addr. of } \text{inst}^n (i+1) = 800 + 4(i+1-1) \\&= 800 + 4i\end{aligned}$$




## Topic : Byte Ordering


Assume 4B content



big endian →  
little endian



Byte addressable mem






## Topic : Architecture Type (Based on Size of Input)


max  
32 bits

max  
32-bits



ALU

64 bits      64 bits



ALU

32 - bits architecture

CPU word = 32 bits  
= 4B

64 - bits architecture

CPU word = 64 bits  
= 8 Bytes





## 2 mins Summary



Topic

CPU Registers

Topic

Memory Access



# Happy Learning

## THANK - YOU