

CS & IT ENGINEERING



Operating System

Memory Management

Lecture -4

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

TLB Mapping

Topic

Segmentation

Topics to be Covered



Topic

Virtual Memory

Topic



Effective Memory Access Time



Topic : Virtual Memory




V/I	
Page 0	000 0
Page 1	001 0
Page 2	010 1 01
Page 3	011 1 11
Page 4	100 0 11
Page 5	101 0
Page 6	110 1 00
Page 7	111 1 10





Topic : How to Check Page Hit/Fault





Topic : Saving Page Swap Time

P
W

dirty bit used / modified bit {
 ⁰ page directly replaced
 ¹ page must be saved to disk before replacement

P.T.

f	V/I	R/W

Page access has read only
or write also for process



Topic : Effective Memory Access Time

P
W

assume page fault rate is $\Rightarrow \beta$

page hit rate $= (1 - \beta)$

$$\text{E.m.A.T. without TLB} = (1 - \beta) * \frac{\text{mem. access time when page hit}}{\text{mem. access time when page fault}}$$

GATE- 2018

- #Q. Consider a process executing on an operating system that uses demand paging. The average time for a memory access in the system is M units if the corresponding memory page is available in memory, and D units if the memory access causes a page fault. It has been experimentally measured that the average time taken for a memory access in the process is X units. Which one of the following is the correct expression for the page fault rate experienced by the process.

- A** $(D - M) / (X - M)$
- B** $\sqrt{(X - M) / (D - M)}$
- C** $(D - X) / (D - M)$
- D** $(X - M) / (D - X)$

$$X = P * D + (1-P) M$$

$$X = PD + M - PM$$

$$X - M = P(D - M)$$

$$P = \frac{X - M}{D - M}$$


E.M.A.T. w/o TCB and with page fault

$$= (1-p) * 2t_{mm} + p * \left[t_{mm} + \text{Page fault service time} \right]$$

for
checking P.T.

To bring faulted
page from disk
to mem &
P.T. update

E.M.A.T. with TLB :-



E.m.A.T. with TLB :-

$$\text{E.m.A.T.} = H * \left[t_{TLB} + \frac{t_{mm}}{\uparrow \text{for content}} \right] + (1-H) \left[t_{TLB} + t_{mm} + (1-\beta) * t_{mm} \right. \\ \left. + \beta * \text{P.f.S.T.} \right]$$

t_{TLB} for checking
getting miss
P.A.

for content

Checking TLB &
getting miss for
checking P.T.

For content



Topic : Question

TLB hit = 90%

TLB access time = 10 η sec

mm access time = 200 η sec

Page fault rate = 1 %

p.f. service time = 10000 η sec

E. M. A. T. = 239.8 η sec.

$$EMAT = 0.9 * (10 + 200)$$

$$+ 0.1 \left(10 + 200 + 0.99 * 200 + 0.01 * 100000 \right)$$

$$= 239.8$$



Topic : Dirty Bit Included (Without TLB)

$$= t_{mm} + (1-p) t_{mm} + p * \left[m * p.f.s.T. \quad \text{for dirty page} \quad + (1-m) * p.f.s.T. \quad \text{for non-dirty page} \right]$$



Topic : Question

$$P = 2\%$$

$$M = 5\%$$

$$T_{mm} = 100 \text{ n sec}$$

$$\begin{aligned} &= 100 + 0.98 * 100 + 0.02 \left[0.05 * 20000 + 0.95 * 10660 \right] \\ &= 408 \text{ ns} \end{aligned}$$

P. F .S.T. when page dirty = 20 μ sec

P. F .S.T. when not dirty = 10 μ sec

E. M. A. T. = 408 n sec.



Topic : Dirty Bit with TLB

$$= H * (t_{TLB} + t_{mm}) + (1-H) \left[t_{TLB} + t_{mm} + (1-p) t_{mm} + p \left(m * \underset{\substack{\text{for} \\ \text{dirty} \\ \text{page}}}{\text{P.f.s.T.}} + (1-m) * \underset{\substack{\text{P.f.s.T.} \\ \text{for} \\ \text{non-dirty} \\ \text{page}}}{\text{P.f.s.T.}} \right) \right]$$

m = fraction of page which are replaced and modified



Topic : Question

$$H = 85\%$$

$$t_{TLB} = 20 \text{ n sec}$$

$$t_{mm} = 200 \text{ n sec}$$

$$P = 1\%$$

$$M = 2\%$$

$$\text{P.F.S.T. with dirty page} = 50 \mu \text{ sec} = 50000 \text{ ns}$$

$$\text{P.F.S.T. without dirty page} = 20 \mu \text{ sec} = 20000 \text{ ns}$$

$$\text{E. M. A. T.} = \underline{280.6 \text{ ns}} ?$$

$$\begin{aligned}
 &= 0.85 * (20 + 200) \\
 &+ 0.15 \left[20 + 200 + 0.99 * 200 + 0.01 \left(0.98 * 20000 \right. \right. \\
 &\quad \left. \left. + 0.02 * 50000 \right) \right] \\
 &= 280.6 \text{ ns}
 \end{aligned}$$

P.f.S.T. = Time to write back + time to bring + P.T.
for dirty page
replaced page from faulted page from disk to mm
mm to disk

P.f.S.T. = time to bring faulted page from disk to mm + P.T. update time
for non-dirty page in mm



Topic : Question

TLB Hit = 90%

$t_{TLB} = 15 \text{ n sec}$

$T_{mm} = 120 \text{ n sec}$

P = 2%

M = 10%

$$\begin{array}{l} \text{P.f.S.T.} \\ \text{for dirty page} \end{array} = 10000 + 10000 + 120 = 20120 \text{ ns}$$

$$\begin{array}{l} \text{P.f.S.T. for} \\ \text{non-dirty} \end{array} = 10000 + 120 = 10120 \text{ ns}$$

$$\begin{aligned} E.M.A.T &= 0.9 * (15 + 120) + 0.1 \left[15 + 120 + 0.98 * 120 \right. \\ &\quad \left. + 0.02 \left(0.1 * 20120 + 0.9 * 10120 \right) \right] \\ &= 169 \text{ ns} \end{aligned}$$

Time taken to transfer a page b/w mm & sm = 10000 n sec

E.M.A.T. = 169?



#Q. Consider a paging system that uses 1-level page table residing in main memory and a TLB for address translation. Each main memory access takes 100 ns and TLB lookup takes 20 ns. Each page transfer to/from the disk takes 5000 ns. Assume that the TLB hit ratio is 95%, page fault rate is 10%. Assume that for 20% of the total page faults, a dirty page has to be written back to disk before the required page is read from disk. TLB update time is negligible. The average memory access time in ns (round off to 1 decimal places) is _____.



Topic : Cache with TLB

↓
physically addressed cache

H_c = Hit rate of cache

Content access time
with physical add. = $(H_c * t_{cm}) + (1 - H_c)(t_{cm} + t_{mm})$
 (t_{CA})

Cache & TLB w/o P. f. :-

cpu generates L.A.

access TLB

P.A.
↓
Hit

access cache

hit
↓
content
in cache

miss
↓
access mm
for content

miss

Access p.T. from mm

P.A.
↓

Access cache

hit

Content
in Cache

miss

access mm
for Content

Ques) $H_c = 80\%$

$$t_{cm} = 10 \text{ ns}$$

$$t_{mm} = 200 \text{ ns}$$

$$t_{TIB} = 5 \text{ ns}$$

$$H_{TIB} = 90\%$$

$$E.m.A.T. = \underline{75} \text{ ns}$$

$$\begin{aligned} t_{cA} &= 0.8 * (10) + 0.2 * (10 + 200) \\ &= 8 + 42 \\ &= 50 \text{ ns} \end{aligned}$$

$$\begin{aligned} E.m.A.T &= 0.9 * (5 + 50) + 0.1 * (5 + 200 + 50) \\ &= 75 \text{ ns} \end{aligned}$$



Topic : Question

H. ω.

#Q. A processor uses 1-level page table for virtual to physical address translation. Page table is stored in the main memory. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 2 ns, and TLB access time is also 1 ns.

Assuming that no page faults occur, the average time taken to access a virtual address is approximately?



Topic : Page Replacement Policies

1. First In First Out (FIFO)
2. Optimal Policy
3. Least Recently Used (LRU)
4. Last in First Out (LIFO)
5. Most Recently Used (MRU)
6. Least Frequently Used (LFU)
7. Most Frequently Used (MFU)

} frequency based





Topic : First In First Out (FIFO)

Assume:

- Number of frames = 3 (All empty initially)
- Page reference sequence: 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

$$\begin{aligned} \text{no. of page faults} &= 9 \\ \text{page fault rate} &= \frac{9}{12} \\ \text{page hit rate} &= \frac{3}{12} \end{aligned}$$

1	2	3	4	1	2	5	1	2	3	4	5
1	1	1	4	4	4	5			5	5	
2	2	2	1	1	1	1			3	3	
3	3	3	2	2	2				2	4	
✓	✓	✓	✓	✓	✓	✓	✗	✗	✓	✓	✗



Topic : First In First Out (FIFO)

Assume:

- Number of frames = 4 (All empty initially)
- Page reference sequence: 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

1	1	1	1	5	5	5	5	4	4
2	2	2	2	1	1	1	1	5	
3	3	3	3	2	2	2	2		
4	4	4	4	3	3	3	3		

no. of page faults = 10



Topic : Belady's Anomaly

P
W

↓
FIFO suffers from it

for some page reference sequences, increasing no. of frames may increase no. of page faults.



Topic : First In First Out (FIFO)



Advantages:

1. Simple and easy to implement.

2. Low overhead. *Time needed to find page to replace*

Disadvantages:

1. Poor performance. *→ high no. of page faults*
2. Doesn't consider the frequency of use or last used time, simply replaces the oldest page.
3. Suffers from Belady's Anomaly



2 mins Summary

Topic

Virtual Memory

Topic

Effective Memory Access Time





Happy Learning

THANK - YOU