

Data Transfer Instruction (doesn't affect flags)

- **Question (Classwork)**

- Write a program in 8085 to read a content of memory with address 4400H and load the value to register D.

LXI H, 4400H

MOV D, M

- Write a program in 8085 to load register B and L with value 3BH and 7FH respectively. Then store the value of registers B and L in memory A010H and B100H respectively.

MVI B, 3BH

MVI L, 7FH

MOV A, B

STA A010H; [A010] <- A

MOV A, L

STA B100H; [B100] <- A

LXI H, A010H

MOV M, B; [A010] <- B

LXI H, B100H

MOV M, L; [B100] <- L

Data Transfer Instruction (doesn't affect flags)

- **Exchange the value of HL and DE**


- Instruction: **XCHG**; $H \leftrightarrow D$, $L \leftrightarrow E$

(1 byte instruction)

e.g. LXI H, 1122H; $H \leftarrow 11H$, $L \leftarrow 22H$

LXI D, 3344H; $D \leftarrow 33H$, $E \leftarrow 44H$

XCHG; $H \leftrightarrow D$, $L \leftrightarrow E$




Data Transfer Instruction (doesn't affect flags)

- **Load/Store HL directly**

- Instruction: **LHLD** 16-bit address; $L \leftarrow [\text{address}]$, $H \leftarrow [\text{address}+1]$
(3 bytes instruction)


e.g. LHLD 2050H; $L \leftarrow [2050H]$, $H \leftarrow [2051H]$



- Instruction: **SHLD** 16-bit address; $[\text{address}] \leftarrow L$, $[\text{address}+1] \leftarrow H$
(3 bytes instruction)

e.g. LXI H, AABBH

SHLD 2050H; $[2050H] \leftarrow L$, $[2051H] \leftarrow H$



Data Transfer Instruction (doesn't affect flags)

- **Between register and stack memory**


- Stack memory is a memory that follows LIFO (Last In First Out) principle
- Stack pointer (SP) holds the address of top of stack
- Instruction: **PUSH** reg_pair;

(1 byte instruction)

Following steps are processed for execution of PUSH instruction

- SP is decrement by 1; $SP \leftarrow SP - 1$
- Higher order register value is copied to memory pointed by SP; $[SP] \leftarrow$ higher register value
- SP is again decremented by 1; $SP \leftarrow SP - 1$
- Lower order register value is copied to memory pointed by SP; $[SP] \leftarrow$ lower register value

E.g. LXI B, 7788H;
LXI SP, C050H
PUSH B;



Data Transfer Instruction (doesn't affect flags)

- **Between register and stack memory**


- Instruction: **POP** reg_pair;

(1 byte instruction)

Following steps are processed for execution of POP instruction

- Value of memory pointed by SP is copied to lower order register; lower order register \leftarrow [SP]
- SP is incremented by 1; $SP \leftarrow SP + 1$
- Value of memory pointed by SP is copied to higher order register; higher register value \leftarrow [SP]
- SP is again incremented by 1; $SP \leftarrow SP + 1$

E.g. POP D;



Data Transfer Instruction (doesn't affect flags)

- **Between input port and accumulator**

- Instruction: **IN** 8-bit port address; A<- [port address]

The content of input port is copied to accumulator

(2 bytes instruction)

E.g. IN 8CH; A <- [8CH]

- **Between output port and accumulator**

- Instruction: **OUT** 8-bit port address; [port address] <- A

The content of accumulator is copied to output port

(2 bytes instruction)

E.g. OUT 80H; [80H] <- A

Data Transfer Instruction (doesn't affect flags)

- **Between stack memory and HL**

- Instruction: **XTHL**; [SP] <-> L, [SP+1] <-> H

Exchanges the content of stack memory pointed by SP with L and SP+1 with H

(1 bytes instruction)

E.g. XTHL;

- **Between stack pointer (SP) and HL**

- Instruction: **SPHL**; SP <- HL

Copies the value of register pair HL to SP

(1 bytes instruction)

E.g. LXI H, 4455H; H <- 44H, L <- 55H

SPHL; SP <- HL