

## Week #3:

1. Write short notes on controller & datapath of single purpose processor with block diagram.

Ans:

## Datapath:

It stores and manipulates a system's data of different form. Data is a binary number representing external conditions like temperature, speed or digitized photographic image. Datapath contains register units, functional units and connection units. It can be configured to read data from particular register feed that data through functional units, configured to carry out particular operations like add or shift & store the operation results back into particular register.

## Controller:

It carries out configuration of data path. It sets the datapath control inputs like register load and MUX select signals of the register units, functional units and connection units to obtain the desired configuration at a particular time. Controller monitors external control inputs as well as datapath control outputs (also known as status signals) coming from functional units and sets external control outputs as well.




Fig: A basic processor: Controller & Datapath.




Fig: View inside controller & datapath.

2 State complete design steps for single-purpose processor.

Ans:

Steps :

- i) Draw Black Box / Block Diagram
  - Simple box with external interfaces of the system
  - Includes input, output & control signal.
- ii) Write a functionality or program
  - is code to provide solution to the problem
  - Input temporary variables, and output signals are assigned to variables.
- iii) Design Finite State Machine with Data (FSMD)
  - Code in step ii are converted to equivalent complex state diagram
- iv) Build corresponding datapath.
  - Register functional units, connections
  - Control input/output signals.
- v) Develop Finite State Machine (FSM).


③ Write short notes on assignment statement, branch statement and loop statement with templates.

Ans: i) Assignment statement:

Assignment statement is used to assign some values to a variable or perform some sequential operation.

Example:

$a = b$



Template for Assignment Statement.

ii) Loop statements:


Loop statements are statements that are carried out for a number of times.

Example:

while (Cond)  
{

    loop-body-statement();  
}

    next statement



iii)

Branch statement:


Example: if (C<sub>1</sub>)

    Statement  
    else if (C<sub>2</sub>)



C<sub>2</sub> statement  
else

other statement  
nextstatement



- 5) Write brief notes on optimization of single purpose processor in different design steps such as functionality coding, FSMD, Datopath and PSM.

Ans

Optimization is the technique of improving the design metrics so as to get the best possible values of various design metrics. The optimization opportunities in Single purpose processor are:

1. Optimization of original program

The algorithms are analyzed in terms of time complexity and space complexity, and hence we try to develop more efficient alternative algorithms. It involves decreasing of number of computation and size of variables if possible.

2. Optimizing FSMD.

The states that can be merged to reduce the number of states. The design must be aware if whether

op timing may or may not be modified

### 3. Optimizing Datapath


Many functional operations can share a single function unit if those operations occur in different stages.

### 4. Optimizing FSM:

FSM can be optimized using state encoding and state minimization. State Encoding is the task of assigning a unique  $\log_2 n$  bits to encode  $n$  states. State minimization is the task of merging equivalent states into a single state.

Q. Design a single purpose processor to calculate GCD (Greatest Common Divisor):

Ans: i) Black box view:



Data input: x<sub>in</sub>, y<sub>in</sub>

Data output: d<sub>out</sub>

Control signals: g<sub>in</sub>

ii) Functional code:

```
int x, y;  
while (1)  
{
```

```
    while (!gin);  
    x = xin;
```




$y = y_{in}$   
while ( $x \neq y$ )  
{

if ( $x < y$ )  
 $y = y - x;$


else

{  
 $x = x - y;$   
dout = x;  
}


### iii) Finite State Machine with Data:



iv) Creating a datapath:




v) FSM:



⑧ Design a single processor that calculates  $x$  to the power  $n$ :  $x^n$ .  
The design includes black box view, functionality code, FSMD,  
FSM and implementation block diagram.

1) Black box



Data input:  $x_{in}, n_{in}$   
Data output:  $P_{out}$   
Control signals:  $g_{in}$

2) Functionality code:

int  $x_{in}, n_{in};$

while (1)

{

    while ( $!g_{in}$ );

$x = x_{in};$

$n = n_{in};$

$m = 1;$

        Count = 1;

        while (Count  $\leq n$ )

{

$m = m * x;$


            Count + 1;

}

$P_{out} = m;$

}

8.) FSM.




4) Datapath: mode

DATE: / /


Registers:  $x, n, m, \text{count}$

Operators:  $*$ ,  $\text{inc}$ ,  $\leq$


MUX:



## 5) FSMD:




### 6) Implementation Block Diagram:



9) Design a single processor that generates Fibonacci Series:

i) Black Box View



Black Box View

Data input :  $n1in$

Data output:  $fs$

Signal :  $g0in$ .

ii) Functionality:

int n, ft, st, nt, count  
while (1)

{

    while (!goin)

        n = nin

        ft = 0;

        st = 1;

        count = 1;

        while (count <= n)

    {

        fs = ft;

        nt = ft + st;

        ft = st;


        st = nt;

        count++;


    }

}

iii) FSMD:



iv) Datapath





Registers:  $n$ ,  $nt$ ,  $ft$ ,  $st$ ,  $count$ ,  $fs$

MUX : MUX $ft$ , MUX $st$ , MUX $count$

ALU :  $<=$ ,  $+$ ,  $inc$ .

5. FSM:






6 @. Design 2-bit comparator with a single output "less than" using the combinational design procedure.

Step 1: Truth table.

Inputs:

A:  $A_1, A_0$

B:  $B_1, B_0$



Output:

less than

i.e.  $A < B$ .

$A < B$  when  $(A_1 < B_1)$  or  $(A_1 = B_1) \cdot (A_0 < B_0)$ .


Input				Output
$A_1$	$A_0$	$B_1$	$B_0$	$A < B$
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

Step 2: K-map:

$A_1 A_0 \rightarrow 8,8_b$	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0


$$A < B = A_1' A_0' B_0 + A_1' B_1 + A_0' B_1 B_0.$$

### Step 3: Gate Implementation




7.6. Design a pulse divider. Slow down your pre-existing pulse so that you output at 1 every four pulse detected.

State diagram!



Implementation mode)



State table:

Inputs			Outputs		
$Q_1$	$Q_0$	$a$	$I_1$	$I_0$	$x$
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

K-maps:

For  $I_1$

$Q_1$	$Q_0 \backslash a$	00	01	11	10
0	0	0	0	1	1
1	0	1	0	0	1

$$I_1 = Q_1 Q_0 a + Q_1 a' + Q_1 Q_0'$$

For  $I_0$ :

$Q_1$	$Q_0 \backslash a$	00	01	11	10
0	0	1	1	0	
1	1	0	0	1	

$$I_0 = Q_0 a' + Q_0' a$$

For  $x$ :

$Q_1$	$Q_0 \backslash a$	00	01	11	10
0	0	0	0	1	0
1	0	0	0	1	0

$$x = Q_1 Q_0$$

## Gate Implementation:

