```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity logic_gates is
   Port (a: in STD_LOGIC;
b: in STD_LOGIC;
           and_out, or_out, not_out, nand_out, nor_out, xor_out, xnor_out : out STD_LOGIC);
end logic gates;
architecture Behavioral of logic_gates is
begin
  and out <= a and b;
  or out <= a or b;
  not_out <= not a;
  nand_out <= a nand b;
  nor_out <= a nor b;
  xor_out <= a xor b;
  xnor_out <= a xnor b;
```

end Behavioral;

a ran ere	35,	245.4 ns
Current Simulation Time: 1000 ns		0 ns 100 ns 200 ns 300 ns 400 ns 500 ns 600 ns 700 ns 800 ns 900 ns 1000
ò ∭ a	1	
∂ ∭ b	1	
and_out ال	1	
or_out	1	
not_out	0	
nand_out	0	
nor_out	0	
る ⋒xor_out	0	
anor_out	1	
	5	

Full Adder

Current Simulation Time: 1000 ns		100 ns	1 00	20	Ons.	100	20	300	ns	20	10	40	Ons	1 00	86	500) ns	100	50	600	ns	W 6	. 7	'00 n	ıs	VI 12	81	00 ns	g	00 ns
	****				\perp																		<u> </u>			ТТ			1 1	
o la	0																													
∂ ∭ b	1																													
o∏ cin	1																													
o ∏ sum	0												1							7										1
⊘ ∏ cout	1	1			_																									

Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity mux is
     Port (      sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
                input : in STD LOGIC VECTOR ( 3 downto 0);
                output : out STD_LOGIC);
end mux;
architecture Behavioral of mux is
begin
     with sel select
           output <= input(0) when "00",</pre>
                      input(1) when "01",
                      input(2) when "10",
                      input(3) when "11",
                      '0' when others;
```

end Behavioral;

Current Simulation Time: 1000 ns		100 ns		200 ns		300 ns		400 ns	1.1	500 ns	1 1	600 ns		700 ns		800 ns	1.1	900 ns
■ 5 4 sel[1:0]	2'h0		2'h0	X	29h1	X	2'h2	X	2'h3	X	2'h0	X	2'h1	X	2h2	X	2'h3	X
6 [] sel[1]	0							i i										
sel[0] ق	0																	
■ 🚮 input[3:0]	4'hC	-	1'h0	X	4'h1	X	4'hA	X	4'hB	X	4'hC	X	4'hD	X	4'hE	X	4'hF	X
input[3]	1																	
input[2]	1									-								
input[1]	0																	
input[0]	0			0,0														
output	0																	

Decoder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity decoder is
     port (
                input: in std logic vector (2 downto 0);
                output: out std logic vector (7 downto 0));
end decoder;
architecture Behavioral of decoder is
begin
     output(0) <= '1' when input = "000" else '0';
     output(1) <= '1' when input = "001" else '0';
     output(2) <= '1' when input = "010" else '0';
     output(3) <= '1' when input = "011" else '0';
     output(4) <= '1' when input = "100" else '0';
     output(5) <= '1' when input = "101" else '0';
     output(6) <= '1' when input = "110" else '0';
     output(7) <= '1' when input = "111" else '0';
end Behavioral;
```

Current Simulation Time: 1000 ns		100 ns150 ns	200 ns	250 ns	300 ns	350 ns	400 ns	450 ns 50	0 ms - 5	550 ns 60	00 ns	650 ns 7	00 ns	750 ns	800 ns	850 ns 90
■ 😽 input[2:0]	3'h0	3'h0	X	3'h1	X	3'h2	X	3'h3	X	3'h4	X	3'h5	X	3'h6	X	3'h7
input[2]	0															
input[1]	0										145					
input[0]	0								1				7			
■ 😽 output[7:0]	8'h01	8'h01	X	8'h02	X	8'h04	X	8'h08	X	8'h10	X	8'h20	X	8'h40	X	8'h80
output[7]	0									Minnestel						
output(6)	0															
output[5]	0															
output[4]	0															
output[3]	0								ĺ							
output[2]	0															
output[1]	0															
output[0]	1															

Seven Segment Display

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity sevensegment is
     port (
                a: in std logic vector (1 downto 0);
                b: in std logic vector (3 downto 0);
                an: out std logic vector (3 downto 0);
                 seg: out std logic vector (6 downto 0));
end sevensegment;
architecture Behavioral of sevensegment is
begin
     seg \le "0000001" when b = "0000" else
           "1001111" when b = "0001" else
           "0010010" when b = "0010" else
           "0000110" when b = "0011" else
           "1001100" when b = "0100" else
           "0100100" when b = "0101" else
           "0100000" when b = "0110" else
           "0001111" when b = "0111" else
           "0000000" when b = "1000" else
           "0000100" when b = "1001" else
           "0001000" when b = "1010" else
           "0000000" when b = "1011" else
           "0110001" when b = "1100" else
           "0000001" when b = "1101" else
           "0110000" when b = "1110" else
           "0111000" when b = "1111" else
           "1111111";
     an \leq "1110" when a = "00" else
           "1101" when a = "01" else
           "1011" when a = "10" else
           "0111" when a = "11" else
           "1111";
end Behavioral;
```

Note: This program doesn't contain any diagrams, the program was directly implemented in hardware

D-FlipFlop

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity dflipflop is
     Port( clr,clk,d: in std_logic;
                 q: out std logic );
end dflipflop;
architecture Behavioral of dflipflop is
begin
     process(clk,clr)
           begin
                 if (clr='0') then q<='0';
                 elsif rising_edge(clk) then q<=d;</pre>
                 end if;
           end process;
end Behavioral;
```

JK-FlipFlop

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity jkflipflop is
     Port (j,k,clr,clk: in STD LOGIC;
                      q,q0: out STD LOGIC);
end jkflipflop;
architecture Behavioral of jkflipflop is
signal qtemp: std logic;
begin
     process (clr,clk)
           begin
                 if (clr='0') then qtemp<='0';
                elsif rising edge(clk) then
                      if (j='0') and k='0') then NULL;
                      elsif (j='0' and k='1') then qtemp <='1';
                      elsif (j='1' and k='0') then qtemp<='0';
                      elsif (j='1' and k='1') then qtemp \le not qtemp;
                      end if;
                 end if;
     end process;
     q<=qtemp;
     q0<=not qtemp;
end Behavioral;
```

Hex-Counter

counter.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity counter is
     Port (
           clk: in STD LOGIC;
           count: out STD LOGIC VECTOR (3 downto 0)
     );
end counter;
architecture Behavioral of counter is
signal c: STD_LOGIC VECTOR (29 downto 0);
begin
     process(clk)
     begin
           if(rising edge(clk)) then
                c <= c + 1;
           end if;
     end process;
     count \leq c(28 downto 25);
end Behavioral;
sevensegment.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity sevensegment is
                a: in std logic vector (1 downto 0);
                      b: in std_logic_vector (3 downto 0);
                      an: out std_logic_vector (3 downto 0);
                      seg: out std logic vector (6 downto 0));
end sevensegment;
architecture Behavioral of sevensegment is
```

```
begin
     seg \le "0000001" when b = "0000" else
                 "1001111" when b = "0001" else
                 "0010010" when b = "0010" else
                 "0000110" when b = "0011" else
                 "1001100" when b = "0100" else
                 "0100100" when b = "0101" else
                 "0100000" when b = "0110" else
                 "0001111" when b = "0111" else
                 "0000000" when b = "1000" else
                 "0000100" when b = "1001" else
                 "0001000" when b = "1010" else
                 "0000000" when b = "1011" else
                 "0110001" when b = "1100" else
                 "0000001" when b = "1101" else
                 "0110000" when b = "1110" else
                 "0111000" when b = "1111" else
                 "1111111";
     an <= "1110" when a = "00" else
                 "1101" when a = "01" else
                 "1011" when a = "10" else
                 "0111" when a = "11" else
                 "1111";
end Behavioral;
hexcounter.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity hexcounter is
     Port (
           clk_50MHz: in STD_LOGIC;
           an: out STD LOGIC VECTOR(3 downto 0);
           seg: out STD LOGIC VECTOR(6 downto 0)
     );
end hexcounter;
architecture Behavioral of hexcounter is
component counter is
```

```
Port (
           clk: in STD_LOGIC;
           count: out STD LOGIC VECTOR (3 downto 0)
     );
end component;
component sevensegment is
                a: in std_logic_vector (1 downto 0);
     port (
                      b: in std logic vector (3 downto 0);
                      an: out std_logic_vector (3 downto 0);
                      seg: out std logic vector (6 downto 0)
                );
end component;
signal s: STD_LOGIC_VECTOR(3 downto 0);
begin
     c1: counter port map (clk=>clk 50MHz, count=>s);
     11: sevensegment port map (a=>"00", b=>s, seg=>seg, an=>an);
end Behavioral;
```

STATE MACHINE

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
--- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity FSM is
port(F : out STD LOGIC VECTOR (2 downto 0);
       clk, clr: in STD LOGIC;
     k : out STD LOGIC;
       ip : in STD LOGIC);
end FSM;
architecture Behavioral of FSM is
signal count: integer;
type state type is (idle, s1,s2,s4,s5,s7);
signal state:state type;
begin
process(clk,clr)
begin
if (clr = '0') then state <= idle;
elsif rising edge(clk) then
count <= count +1;</pre>
if(count = 50) then
count <= 0;
if(state = idle and ip = '1') then
     state <= s1;
     k \le '1';
elsif(state = idle and ip = '0') then
     NULL:
elsif(state = s1 and ip = '1') then
     state <= s2;
     k <= '0';
elsif(state = s1 and ip = '0') then
     NULL;
elsif(state = s2 and ip = '1') then
```

```
state <= s4;
     k <= '0';
elsif(state = s2 and ip = '0') then
     NULL;
elsif(state = s4 and ip = '1') then
     state <= s5;
     k \le '1';
elsif(state = s4 and ip = '0') then
     NULL;
elsif(state = s5 and ip = '1') then
     state <= s7;
     k <= '1';
elsif(state = s5 and ip = '0') then
     NULL;
elsif(state = s7 and ip = '1') then
     state <= s1;
     k <= '1';
elsif(state = s7 and ip = '0') then
     NULL;
else
     NULL;
end if;
end if;
end if;
end process;
F <= "000" WHEN state = idle else
           "001" when state = s1 else
           "010" when state = s2 else
           "100" when state = s4 else
           "101" when state = s5 else
           "111" when state = s7 else
           "000";
end Behavioral;
```

Current Simulation Time: 1000 ns		0 ns 100 ns 200	Dns 300ns	400 ns 500 ns	600 ns 700 ns	800 ns 900 ns	950.0 ns 1000 ns
□ 8√ ([2:0]	3'h0	3'h0	3'h1	X 3'h2	X 3'h4	3'h5	(hi
i ∭ clk	1						
∂ ∏ cir	0						1 1
o ll k	1	u					
o ∏ ip	1						
₯ period	2			20000000			
duty_cycle	0.5			0,5			
o∏ offset	1			100000000			