02207 : Advanced Digital Design Techniques

Design for Low Power by Reducing Switching Activity

LAB 2

Group dt07

Markku Eerola (s053739)

Rajesh Bachani (s061332)

Josep Renard (s071158)

Contents

1	Introduction	2			
	1.1 Authors by Section	2			
2	Designs for Serial to Parallel Conversion	2			
	2.1 Design A: Shift Register	2			
	2.2 Design B: Register with Enable	$\frac{2}{2}$			
	2.3 Design C: Register with Clock-Gating	2			
3	Simulation of the designs with Modelsim	2			
4	Power Reports from Design Vision and VSS				
5	Discussion on the Reports	3			
6	Implementation	4			

1 Introduction

The purpose of this exercise was to estimate the power dissipation in a digital circuit due to the switching activity in the cells. Power is dissipated in a digital circuit, dynamically, in two ways; one, the power that is spent in charging or discharging the capacitance load connected to the output of the cell, and two, the power dissipated inside the cell due to short circuit currents and the internal capacitance charging or discharging. This holds for combinational cells. For sequential cells, there is extra power spent at every clock cycle, even if the output of the cell does not change. This is because there is some reaction to every clock cycle in sequential cells, which would take some power.

Static power in digital circuits is due to the internal leakage currents in CMOS. Though, in this exercise, we are particularly interested in analyzing the dynamic power dissipation.

We estimate the dynamic power in a serial to parallel converter. The converter takes in 8 bits (one byte) in every clock cycle, and gives out 32 bits (4 bytes) after every 4 clock cycles. The input byte at the first clock cycle is the most significant byte in the output, whereas the input byte in the fourth clock cycle is the lowest significant byte. The converter, thus, waits for four clock cycles to produce an output.

In the next section 2, we discuss three designs for such a converter. In section 3, we simulate the VHDL code for the designs using Modelsim, and verify that all the designs are working correctly. The VHDL code is then synthesized using Design Vision, and a switching activity is produced using VSS simulator. Based on this switching activity, a power report is presented for the synthesized design. These reports are presented in section 4. In section 5, we discuss the results obtained. The last section 6 contains the VHDL code for the designs.

1.1 Authors by Section

- Markku Eerola
- Josep Renard
- Rajesh Bachani

2 Designs for Serial to Parallel Conversion

In this section, we give an overview of the three designs for serial to parallel conversion, which are evaluated for their power consumption in this exercise.

- 2.1 Design A: Shift Register
- 2.2 Design B: Register with Enable
- 2.3 Design C: Register with Clock-Gating

3 Simulation of the designs with Modelsim

All the three designs are simulated with Modelsim, to verify the functionality.

4 Power Reports from Design Vision and VSS

```
************
\mathbf{Report} \; : \; \mathrm{power}
                              -analysis_effort low
 Design : SHIFTREG
 Version:\ X{-}2005.09{-}SP1
 Date : Fri Nov 16 20:21:52 2007
 ************
Library(s) Used:
               CORE90GPSVT \ (\textbf{File}: \ / \texttt{cell\_libs} / \texttt{cmos}090\_50a / CORE90GPSVT\_SNPS-AVT\_2.1 / SIGNOFF / \texttt{bc\_1.10} \ V\_m40C. \\ CORE
 Operating Conditions: NomLeak
                                                                                                                               Library: CORE90GPSVT
 Wire Load Model Mode: enclosed
 Design
                                                        Wire Load Model
                                                                                                                                                                   Library
SHIFTREG
                                                                                           area_0to1K
                                                                                                                                                                   CORE90GPSVT
 Global Operating Voltage = 1
 Power-specific unit information :
                Voltage Units = 1V
                Capacitance \ \mathbf{Units} = 1.000000\,\mathrm{pf}
                Time Units = 1ns
                Dynamic Power Units = ImW
                                                                                                                                    (derived from V,C,T units)
                Leakage Power Units = 1pW
        Cell Internal Power = 52.5652 \text{ uW}
                                                                                                                                                          (95\%)
        {\rm Net~Switching~Power}~=~2.6312~{\rm uW}
                                                                                                                                                               (5\%)
 Total Dynamic Power = 55.1964 \text{ uW} (100%)
 Cell Leakage Power
                                                                                         = 773.6685 \text{ nW}
```

 $\mathbf{Report} \; : \; \mathrm{power}$

-analysis_effort low Design : SHIFTREG_ENABLE Version: X-2005.09-SP1

Date : Fri Nov 16 21:26:47 2007

Library(s) Used:

CORE90GPHVT (File: /cell_libs/cmos090_50a/CORE90GPHVT_SNPS-AVT_2.1.a/SIGNOFF/bc_1.10V_m40CORE90GPSVT (File: /cell_libs/cmos090_50a/CORE90GPSVT_SNPS-AVT_2.1/SIGNOFF/bc_1.10V_m40C.

Operating Conditions: NomLeak Library: CORE90GPSVT

Wire Load Model Mode: enclosed

Design	Wire L	oad Model	Library
SHIFTREG_E	NABLE	area_0to1K	CORE90GPSVT
MUX_3		$area_0to1K$	CORE90GPSVT
MUX_2		$area_0to1K$	CORE90GPSVT
MUX_{-1}		$area_0to1K$	CORE90GPSVT
MUX_0		$area_0to1K$	CORE90GPSVT
REG_3		$area_0to1K$	CORE90GPSVT
REG_2		$area_0to1K$	CORE90GPSVT
REG_{-1}		$area_0to1K$	CORE90GPSVT
REG_{-0}		$area_0to1K$	CORE90GPSVT

```
Global Operating Voltage = 1
Power-specific unit information :
```

Voltage Units = 1V

Capacitance Units = 1.000000 pf

Time Units = 1ns

Leakage Power Units = 1pW

Total Dynamic Power = 46.9849 uW (100%)

 $Cell\ Leakage\ Power \ \ =\ 800.4604\ nW$

 ${f Report}$: power

-analysis_effort low

 ${\tt Design} \; : \; {\tt SHIFTREG_GATED}$ Version: X-2005.09-SP1

Date : Fri Nov 16 23:59:48 2007

Library(s) Used:

CORE90GPSVT (File: /cell_libs/cmos090_50a/CORE90GPSVT_SNPS-AVT_2.1/SIGNOFF/bc_1.10V_m40C. CORE90GPHVT (File: /cell_libs/cmos090_50a/CORE90GPHVT.SNPS-AVT_2.1.a/SIGNOFF/bc_1.10V_m40

Operating Conditions: NomLeak Library: CORE90GPSVT

Wire Load Model Mode: enclosed

Design	Wire Load Model	Library
SHIFTREG_GAT	TED area_0to1K	CORE90GPSVT
counter	$area_0to1K$	CORE90GPSVT
DECODER	${ m area_0to1K}$	CORE90GPSVT
REG_3	$area_0to1K$	CORE90GPSVT
REG_2	$area_0to1K$	CORE90GPSVT
REG_1	$area_0to1K$	CORE90GPSVT
REG_0	$area_0to1K$	CORE90GPSVT

```
Global Operating Voltage = 1
```

Power-specific unit information :

Voltage Units = 1V

Capacitance Units = 1.000000pf

Time Units = 1ns

(derived from V,C,T units) Dynamic Power Units = 1mW

Leakage Power Units = 1pW

Cell Internal Power = 26.4885 uW (81%)Net Switching Power = 6.1442 uW(19%)

Total Dynamic Power = 32.6327 uW (100%)

Cell Leakage Power = 834.9294 nW

5 Discussion on the Reports

6 Implementation

```
library IEEE;
   use IEEE.std_logic_1164.all;
    use IEEE.std_logic_misc.all;
    use IEEE.std_logic_signed.all;
    use IEEE.std_logic_arith.all;
entity SHIFTREG is
       Port (
                CLOCK : In
                                   std_logic;
                  RESET : In
                                   std_logic;
                      BLE: In std_logic;
QK: In std_logic_vector (7 downto 0);
                 ENABLE : In
                       Q : InOut std_logic_vector (31 downto 0) );
end SHIFTREG;
architecture BEHAVIORAL of SHIFTREG is
     {\tt process}\,({\tt RESET},{\tt CLOCK})
       \begin{tabular}{ll} \bf variable & i,j,k,l & : & integer; \\ \end{tabular}
      begin
         \mathbf{if} \ ( \ \mathrm{RESET} = \ `0\ `) \ \mathbf{then}
            for i in 0 to 31 loop
                 q(i) <= '0';
            end loop;
         elsif ((CLOCK = '1') AND (CLOCK'EVENT)) then
                    for i in 31 downto 8 loop
                        q(i) \le q(i-8);
                    end loop;
                    q\left(7 \  \, \textbf{downto} \  \, 0\right) \, <= \, qk\,;
        end if;
     end process;
end BEHAVIORAL;
configuration CFG_SHIFTREG_BEHAVIORAL of SHIFTREG is
    for BEHAVIORAL
   end for;
end CFG_SHIFTREG_BEHAVIORAL;
```

```
library IEEE;
   use IEEE.std_logic_1164.all;
   use IEEE.std_logic_misc.all;
   use IEEE.std_logic_signed.all;
   use IEEE.std_logic_arith.all;
entity SHIFTREG_ENABLE is
   Port (
                 CLOCK : In
                                std_logic;
                 RESET : In
                                std_logic;
                 QK : In
                                std_logic_vector (7 downto 0);
                 Q : InOut
                                std_logic_vector (31 downto 0);
                 en0: In std_logic;
                 en1: \mathbf{In} \ \mathrm{std\_logic};
                 en2: In std_logic;
                 en3: In std_logic
        ):
end SHIFTREG_ENABLE;
{\bf architecture} \ \ {\bf BEH\_SHIFTREG\_ENABLE} \ \ {\bf of} \ \ {\bf SHIFTREG\_ENABLE} \ \ {\bf is}
        component REG is
        port (
                 D: in std_logic_vector(7 downto 0);
                 Clock, Reset: in std_logic;
                 Q : out std_logic_vector(7 downto 0)
                 );
        end component REG;
        component MUX is
        port (
                 Q0 : in std_logic_vector(7 downto 0);
                 Q1 : in std_logic_vector(7 downto 0);
                 enable: in std_logic;
                 Qmux : out std_logic_vector(7 downto 0)
                 );
        end component MUX;
        signal Qout0, Qout1, Qout2, Qout3 : std_logic_vector(7 downto 0);
        m1: MUX port map (Q(31 downto 24), QK, en0, Qout0);
        m2: MUX port map (Q(23 downto 16), QK, en1, Qout1);
        m3: MUX port map (Q(15 downto 8), QK, en2, Qout2);
        m4: MUX port map (Q(7 downto 0), QK, en3, Qout3);
        r1: REG port map (Qout0, Clock, Reset, Q(31 downto 24));
        r2: REG port map (Qout1, Clock, Reset, Q(23 downto 16));
        r3: REG port map (Qout2, Clock, Reset, Q(15 downto 8));
        r4: REG port map (Qout3, Clock, Reset, Q(7 downto 0));
end BEH_SHIFTREG_ENABLE;
configuration CFG_SHIFTREG_enable_SCHEMATIC of SHIFTREG_ENABLE is
   for BEH_SHIFTREG_ENABLE
   end for;
end CFG_SHIFTREG_enable_SCHEMATIC;
```

```
library IEEE;
   use IEEE.std_logic_1164.all;
   use IEEE.std_logic_misc.all;
   use IEEE.std_logic_signed.all;
   use IEEE.std_logic_arith.all;
entity SHIFTREG_GATED is
      Port (
                CLK : In
                             std_logic;
                RESET : In
                               std_logic;
                   QK : In
                               std_logic_vector (7 downto 0);
                    Q: Out
                               std_logic_vector (31 downto 0) );
end SHIFTREG_GATED;
architecture BEH_SHIFTREG_GATED of SHIFTREG_GATED is
   component Counter is
   port (
      clock:
                 in std_logic;
      clear: in std_logic;
            Qc: out std_logic_vector(1 downto 0)
   );
   end component Counter;
        component REG is
        port (
                 D: in std_logic_vector(7 downto 0);
                 Clock, Reset : in std_logic;
                 Q : out std_logic_vector(7 downto 0)
                 );
        end component REG;
   component DECODER is
                          in std_logic_vector(1 downto 0);
      port (
                 I:
                  O:
                          out std_logic_vector(3 downto 0)
   end component DECODER;
        signal out_counter : std_logic_vector(1 downto 0);
        signal out_decoder : std_logic_vector(3 downto 0);
        begin
        c1: Counter port map (CLK, Reset, out_counter);
   d1: DECODER port map (out_counter, out_decoder);
        {\tt r1: REG \ port \ map \ (QK, \ out\_decoder (3), \ Reset \, , \ Q(31 \ downto \ 24));}
        r2: REG port map (QK, out_decoder(2), Reset, Q(23 downto 16));
        r3: REG port map (QK, out\_decoder(1), Reset, Q(15 downto 8));
        r4: REG port map (QK, out_decoder(0), Reset, Q(7 downto 0));
end BEH_SHIFTREG_GATED;
\textbf{configuration} \ \ \textbf{CFG\_SHIFTREG\_GATED\_SCHEMATIC} \ \ \textbf{of} \ \ \textbf{SHIFTREG\_GATED} \ \ \textbf{is}
   for BEH_SHIFTREG_GATED
   end for;
end CFG_SHIFTREG_GATED_SCHEMATIC;
```

```
library IEEE;
   use IEEE.std_logic_1164.all;
   \mathbf{use} \ \mathtt{IEEE.std\_logic\_misc.all} \, ;
   use IEEE.std_logic_signed.all;
   use IEEE.std_logic_arith.all;
   entity REG is
         port (
                 D: in std_logic_vector(7 downto 0);
                  Clock, Reset : in std_logic;
                  Q : out std_logic_vector(7 downto 0));
end entity REG;
architecture BEH_REG of REG is
   begin
   p0: process (Clock, Reset) is
      begin
       if (Reset = '0') then
          Q \ll (others \Rightarrow '0');
       elsif rising_edge(clock) then
          Q \leq D;
      end if;
   end process p0;
end architecture BEH_REG;
```

```
library IEEE;
   use IEEE.std_logic_1164.all;
   use IEEE.std_logic_misc.all;
   use IEEE.std_logic_signed.all;
   use IEEE.std_logic_arith.all;
   entity MUX is
        port (
                 Q0 : in std_logic_vector(7 downto 0);
                 Q1 : in std_logic_vector(7 downto 0);
                 enable: in std_logic;
                 Qmux : out std_logic_vector(7 downto 0)
end entity MUX;
architecture BEHLMUX of MUX is
   begin
   process (Q0,Q1,enable) is
      begin
      if (enable = '0') then
        Qmux \le Q0;
      elsif (enable = '1') then
        Qmux \le Q1;
           else
        Qmux \ll (others \implies '0');
      end if;
   end process;
end architecture BEHLMUX;
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity counter is
port (
      clock:
               in std_logic;
      clear: in std_logic;
           Qc: out std_logic_vector(1 downto 0)
end counter;
architecture beh_counter of counter is
    signal Pre_Q: std_logic_vector(1 downto 0);
begin
    process(clock , clear)
    begin
       if (clear = '0') then
           Pre_Q <= "11";
       elsif (clock='1' and clock'event) then
               Pre_{-}Q <= Pre_{-}Q + "01";
            end if;
    end process;
    Qc \le Pre_Q;
end beh_counter;
```

```
library ieee;
use ieee.std_logic_1164.all;
entity DECODER is
                  in std_logic_vector(1 downto 0);
\mathbf{port} (
        I :
                  out std_logic_vector(3 downto 0)
         O:
end DECODER;
architecture BEHLDECODER of DECODER is
    process (I)
    begin
    case I is
              when "00" \Rightarrow O <= "1000";
              when "01" \Rightarrow O <= "0100";
              when "10" \Rightarrow O <= "0010";
              when "11" \Rightarrow O <= "0001";
              when others \Rightarrow O <= "1000";
         end case;
   end process;
end BEH_DECODER;
```