


		CS203-DETAILED-SCHEME	Total Pages:
Reg No.:		Name:	
APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY THIRD SEMESTER B.TECH DEGREE EXAMINATION, DECEMBER 2018			
Course Code: CS203			
Course Name: SWITCHING THEORY AND LOGIC DESIGN			
Max. Marks: 100		Duration: 3 Hours	
PART A			
	Answer all questions, each carries 3 marks.		Marks
1	Find the 9's and 10's complement of $(24579.12)_{10}$. <i>(9's complement -1.5 marks 10's complement -1.5 marks)</i> <u>9's complement</u> $99999.99 -$ $\underline{24579.12}$ 75420.87 <u>10's complement</u> $9's\ complement + 1 = 75420.88$ By definition, 10's complement is $10^n - N$ and 9's complement is $10^n - 10^{-m} - N$ where n and m are number of digits in the integer and fractional part and N is the given number. Thus 10's complement is $100000 - 24579.12$ and 9's complement is $100000 - 1/100 - 24579.12$		(3)
2	Convert $(455)_{10}$ to base-4, 8 and 16. <i>(1 mark each for each conversion)</i> Number 455 (base 10) is in base 4: 13013 Number 455 (base 10) is in base 8: 707 . Number 455 (base 10) is in base 16: 1c7 .		(3)
3	Express the following functions as product of max-terms: a) $F(X,Y,Z) = Y' + XZ' + XY'Z'$ b) $F(A,B,C) = C(A+B')(A'+B'+C')$!Expects an algebraic manipulation. However marks can be given if the terms are properly expanded to minterms (in case of (a)) and max terms (in case of (b)) before arriving at the final result. <i>(1.5 marks, 1.5 marks)</i> a) $F(X,Y,Z) = Y' + XZ' + XY'Z'$ $= 000 + 001 + 100 + 101 + 110$ $= \sum m(0,1,4,5,6)$ $= \prod M(2,3,7) = (X+Y'+Z)(X+Y'+Z')(X'+Y'+Z')$ b) $F(A,B,C) = C(A+B')(A'+B'+C')$ $= (0+0+0)(0+1+0)(1+0+0)(1+1+0)(0+1+1)(1+1+1)$ $= \prod M(0,2,3,4,6,7) = (A+B+C)(A+B'+C)(A+B'+C')(A'+B+C)(A'+B'+C)(A'+B'+C')$		(3)
4	Use Boolean Algebra to show that $A'BC' + AB'C' + AB'C + ABC' + ABC = A + BC'$ <i>(Proof using postulates and theorems)</i> RHS		(3)

	$A+BC'=(A+BC')(A+A')$ $=A.A+A.A'+ABC'+A'BC'$ $=A+ABC'+A'BC'$ $=A(B+B')(C+C')+ABC'+A'BC'$ $=ABC+AB'C+ABC'+AB'C'+ABC'+A'BC'$ $=ABC+AB'C+ABC'+AB'C'+A'BC'$ ** We can start from LHS and can use boolean postulates and theorems to reach RHS		$A+A'=1$ and $A.1=A$ applying Distributive Law $A.A=A$ AND $A.A'=0$ $A+A'=1$ and $A.1=A$ applying distributive law $A+A=A$, Commutative Law	
PART B				
Answer any two full questions, each carries 9 marks.				
5	Simplify $F(A,B,C,D)=\Sigma(1,4,6,7,8,9,10,11,15)$ using Tabulation method and determine the prime implicants, essential prime implicants and the minimized Boolean expression. <i>(Tabulation steps - 5 marks Prime implicants-1 marks essential prime implicant- 2 marks , Minimized Boolean expression-1 marks)</i> Essential Prime Implicants: BCD , A'BD' , B'C'D , AB' Minimized Boolean expression: BCD+A'BD'+B'C'D+AB'			(9)
6	a)	Subtract $(9F2C)_{16}$ from $(A96B)_{16}$ using 15's and 16's complement method. <i>(Each method- 2 marks.)</i> Answer :A3F <i>15's complement of 9F2C is =60D3</i> $A96B+60D3=10A3E$ $0A3E+1 = 0A3F$ or $A3F$ <i>16's complement of 9F2C is =60D4</i> $A96B+60D4=10A3F$ Answer is $0A3F$ or $A3F$		(4)
	b)	Subtract 366 from 170 in BCD using 10's complement addition. <i>(BCD using 10's complement addition)</i> $10's\ complement\ of\ 366 : 999-366=633+1=634$ $0001\ 0111\ 0000+$ <u>$0110\ 0011\ 0100$</u> $0111\ 1010\ 0100$ <i>Here second nibble is >9 so add 0110</i> $0111\ 1010\ 0100 +$ <u>$0000\ 0110\ 0000$</u> $1000\ 0000\ 0100 =804$ <i>No carry takes 10's complement of 804 =999-804=195+1=196</i> <i>So answer is -196</i>		(3)
	c)	Perform $(417)_8-(232)_8$ using 8's complement addition. <i>(8's complement addition)</i> <i>8's complement of 232</i> $7's\ complement =777-232=545$ $8's\ complement =545+1=546$ $(417)_8-(232)_8=417+546=1165$ <i>Alternate answer: discard the carry , 165</i>		(2)

7	a)	<p>Using K-map simplify the Boolean function F as Sum of Products using the don't care conditions d.</p> <p>$F(w,x,y,z)=w'(x'y+x'y'+xyz)+x'z'(y+w)$ $d(w,x,y,z)=w'x(y'z+yz)+wyz$</p> <p>(K-map grouping – 2 marks simplification-2 marks)</p> 	(4)
	b)	<p>Represent the following decimal numbers in signed 2's complement 8-bit numbers: i) +43 ii) -19</p> <p>(i) +43 - 1 mark ii) -19 - 2 marks)</p> <p>(i) +43 = 0010 1011</p> <p>ii) -19 =</p> <p>Binary equivalent of 19 = 0001 0011</p> <p>1's complement = 1110 1100</p> <p>2's complement = 1110 1101</p>	(3)
	c)	<p>Convert the decimal number 3.248×10^4 to IEEE 754 standard single precision floating point binary number.</p> <p>(IEEE 754 format- 2 mark Any other valid format-1 mark.)</p> <p>Single Precision frame format (32 bit)</p>	(2)

Answer all questions, each carries 3 marks.

8	<p>Differentiate combinational and sequential circuits (Min 3 differences- 1 mark each)</p> <p><u>Combinational Logic Circuits</u></p> <p>Output is a function of the present inputs Do not have the ability to store data (state) It does not require any feedback. It simply outputs the input according to the logic designed Example: Adder</p> <p><u>Sequential Logic Circuits</u></p> <p>Output is a function of clock, present inputs and the previous states of the system. Have memory to store the present states that is sent as control input (enable) for the next operation. It involves feedback from output to input that is stored in the memory for the next operation. Example: Counter</p>	(3)
---	--	-----

9

Given the block diagram of half-subtractor, implement a full-subtractor using half-subtractors.

(2 half subtractors and OR gate- 3 mark)

The diagram shows the implementation of a full-subtractor using two half-subtractors and an OR gate. The inputs are A, B, and B_{in} . The outputs are Difference and B_{out} .

- First Half-Subtractor:** Takes inputs A and B. It produces a borrow output (Borrow1) and a difference output.
- Second Half-Subtractor:** Takes inputs (Difference from the first half-subtractor) and B_{in} . It produces the final Difference output and a borrow output (Borrow2).
- OR Gate:** Takes Borrow1 and Borrow2 as inputs. Its output is B_{out} .

(3)

10	<p>Write the excitation tables of SR, JK and T flip-flops. <i>(Excitation tables of SR, JK and T flip-flops- 1 mark each)</i></p> <p><u>Excitation table of SR FF</u></p> <table border="1" data-bbox="362 1948 590 1962"> <thead> <tr> <th>Q_n (PS)</th><th>Q_{n+1} (NS)</th><th>S</th><th>R</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td><td>X</td></tr> </tbody> </table>	Q_n (PS)	Q_{n+1} (NS)	S	R	0	0	0	X	(3)
Q_n (PS)	Q_{n+1} (NS)	S	R							
0	0	0	X							

0	1	1	0
1	0	0	1
1	1	X	0

Excitation table of JK FF


Q_n (PS)	Q_{n+1} (NS)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Excitation table of T FF

Q_n (PS)	Q_{n+1} (NS)	T
0	0	0
0	1	1
1	0	1
1	1	0

11

Given below is a sequential circuit using D flip-flop. Write the state table and draw a state diagram. (3)



(State table – 2 mark State diagram- 1 mark)

Step 1: Find out input Equation

$$D_A = x \oplus y \oplus A$$

Step 2: State Table

[2 Marks]


Here $Q_A = A$

Q_A^+ is NS.

PS			input	NS
Q_A	x	y	D_A	Q_A^+
0	0	0	0	0
0	0	1	1	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1

Step 3: State Diagram

[1 Mark]



PART D

Answer any two full questions, each carries 9 marks.

12	a)	<p>Design a sequential circuit with JK Flip flops to satisfy the following state equation.</p> <p>$A(t+1) = A'B'CD + A'B'C + ACD + AC'D'$ $B(t+1) = A'C + CD' + A'BC'$ $C(t+1) = B$</p> <p>$D(t+1) = D'$</p> <p>(Full design – 5 marks)</p>	(5)
----	----	---	-----

FF-A

$$\begin{aligned}
 A(t+1) &= A'B'CD + A'B'C + A^3CD + Ae'D' \\
 &= A'[B'CD + B'C] + A[CD + c'D'] \\
 &= J_A A' + K_A A
 \end{aligned}$$

$$J_A = B'CD + B'C = B'C$$

$$K_A = [CD + c'D'] = d'D + cD' = \overline{c \oplus D}$$

$$K_A = CD + c'D' = (c \oplus D) \quad J_A = B'C$$

FF-B

$$\begin{aligned}
 B(t+1) &= A'C + CD' + A'Bc' \\
 &= B[A'C] + (A'C + CD')(B+B') \\
 &= BA'C + CD'B + BA'C' + A'cB' + CD'B' \\
 &= B'[A'C + CD'] + B[A'C + CD' + A'c' + A'c]
 \end{aligned}$$

$$J_B = A'C + CD'$$

$$K_B = [A'C + CD' + A'c']' = (A' + CD')'$$

$$= A \cdot \overline{CD'} = A\bar{C} + AD$$

$$J_B = A'C + CD' \quad K_B = A\bar{C} + AD$$

FF-C

$$\begin{aligned}
 c(t+1) &= B \\
 &= B(c + c') = Bc + Bc'
 \end{aligned}$$

$$J_c = B \quad K_c = \overline{B}$$

FF-D

$$\begin{aligned}
 D(t+1) &= D' \\
 &= 1 \cdot D' + 0 \cdot D
 \end{aligned}$$

$$J_D = K_D = 1$$

Draw the Circuit diagram using 4 FF based on above equations


	b)	<p>Design and implement a decoder that decodes BCD digits (0000 to 1001). (Design- 2 marks Implementation- 2 marks)</p> <p>Since implementation method is not mentioned in the question, marks can be awarded for both BCD to seven segment display or BCD to decimal decoder</p>	(4)																																																																																																																																					
13	a)	<p>Design and implement a 2-bit magnitude comparator using 4X16 decoder. (Design – 3 marks Implementation -2 marks.)</p> <p>1) Truth Table:</p> <table><thead><tr><th colspan="4">Inputs</th><th colspan="3">Outputs</th></tr><tr><th colspan="2">A</th><th colspan="2">B</th><th>G(A>B)</th><th>E(A=B)</th><th>L(A<B)</th></tr><tr><th>A1</th><th>A0</th><th>B1</th><th>B0</th><th></th><th></th><th></th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></tbody></table> <p>$G=\Sigma m(4,8,9,12,13,14)$ $E=\Sigma m(0,5,10,15)$ $L=\Sigma m(1,2,3,6,7,11)$</p>	Inputs				Outputs			A		B		G(A>B)	E(A=B)	L(A<B)	A1	A0	B1	B0				0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	0	1	0	0	0	1	0	0	1	1	0	0	1	0	1	0	0	1	0	0	0	1	0	1	0	1	0	0	1	1	0	0	0	1	0	1	1	1	0	0	1	1	0	0	0	1	0	0	1	0	0	1	1	0	0	1	0	1	0	0	1	0	1	0	1	1	0	0	1	1	1	0	0	1	0	0	1	1	0	1	1	0	0	1	1	1	0	1	0	0	1	1	1	1	0	1	0	(5)
Inputs				Outputs																																																																																																																																				
A		B		G(A>B)	E(A=B)	L(A<B)																																																																																																																																		
A1	A0	B1	B0																																																																																																																																					
0	0	0	0	0	1	0																																																																																																																																		
0	0	0	1	0	0	1																																																																																																																																		
0	0	1	0	0	0	1																																																																																																																																		
0	0	1	1	0	0	1																																																																																																																																		
0	1	0	0	1	0	0																																																																																																																																		
0	1	0	1	0	1	0																																																																																																																																		
0	1	1	0	0	0	1																																																																																																																																		
0	1	1	1	0	0	1																																																																																																																																		
1	0	0	0	1	0	0																																																																																																																																		
1	0	0	1	1	0	0																																																																																																																																		
1	0	1	0	0	1	0																																																																																																																																		
1	0	1	1	0	0	1																																																																																																																																		
1	1	0	0	1	0	0																																																																																																																																		
1	1	0	1	1	0	0																																																																																																																																		
1	1	1	0	1	0	0																																																																																																																																		
1	1	1	1	0	1	0																																																																																																																																		

b)

Implement $f(A,B,C,D) = \Sigma(0,2,3,6,8,9,13,14)$ using 8×1 MUX.

(Design using 8×1 MUX -4 marks)

(4)



14

What is race around condition? Why does it occur? Discuss how master-slave flip-flop eliminates it.

(9)


(Race around condition-2 marks Reason for Occurrence- 2 marks. Master-slave flip-flop working- 3 marks Diagram – 2 marks.)

For a given clock pulse, the output will oscillate between '0' & '1' when both J & K are high. The condition is referred to as "race around".

The race around can be avoided

- 1) if the width of the clock pulse (T) is less than the propagation delay.
- 2) Edge triggering
- 3) Master - Slave FF

Master Slave Flip Flop: This is cascade of two JK flip flops with a feedback from output to input. The clock pulses for the two stages are compliments of each. So when first stage is active, second is inactive & vice versa. The First one changes as per the inputs applied. When the clock goes low, the second is enabled and first one is disabled. The Second stage follows the first, hence the name master-slave.




PART E

Answer any four full questions, each carries 10 marks.


15 a)

Draw the logic diagram of a 4-bit Johnson counter and explain the working with a timing diagram.

(Logic diagram of a 4-bit Johnson counter -3 marks Working- 2 marks Timing diagram- 3 marks)



Clock	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1



(8)

b)

Compare Ring counter and Johnson counter.

(Any 2 differences- 1 mark each)

(2)

Ring counter	Johnson counter
Output of last flip flop (Q) is connected to the input of the first flip flop	Output of last flip flop (Q') is connected to the input of first flip flop.

		<p><i>If 'n' is the number of flip flops that is used in ring counter, number of possible states are also 'n'. That means the number of states is equal to the number of flip flops used.</i></p> <p><i>Decoding is easy in ring counter as the number of states is equal to number of flip flops</i></p>	<p><i>If 'n' is the number of flip flop used, then the total number of states used is '2n'.</i></p> <p><i>Decoding circuit is complex as compared to ring counter.</i></p>	
16	a)	<p>Explain the working of 3-bit Universal Shift Register. <i>(Working of 3-bit Universal Shift Register-5 marks. Diagram- 3 marks)</i></p> <p>*</p>		(8)
	b)	<p>Give 2 applications of shift register. <i>(Any 2 applications of shift register- 1 mark each)</i></p> <ol style="list-style-type: none"> 1. Time Delays 2. Serial /Parallel data conversion 3. Ring counter 4. Johnson Counter 5. Universal asynchronous receiver transmitter (UART) 6. Adder 		(2)
17	a)	<p>Design a combinational circuit using ROM that accepts a 3-bit binary number and generates output equal to the square of the input number. Use decoder of suitable size to implement ROM. <i>(Truth table – 3 marks Rom using decoder – 4 marks)</i></p>		(7)

Inputs			Outputs						Decimal
I_2	I_1	I_0	B_5	B_4	B_3	B_2	B_1	B_0	
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49

$B_0 = I_0$ $B_1 = 0$

b)

What size of ROM would it take to implement

i. A BCD adder/subtractor with a control input to select between the addition and subtraction.

ii. A binary multiplier that multiplies two 4-bit numbers.

iii. Dual 4-line to 1-line multiplexers with common selection inputs.

(1 mark each)

i) This circuit has 8 data inputs (two BCD Number), a control input and a carry input, so the ROM must have 2^{10} words. It also has 4 data outputs (BCD number) and a carry output, so it must have 5 bits per word

ii) This circuit has two 4 bit inputs and 8 bit outputs, so the ROM must have 2^8 words with 8 bits each.

iii) This circuit has 10 bit inputs and 4 bit outputs, so the ROM must have 2^{10} words with 4 bits each.

(3)

18


a)

Design a synchronous counter using JK flip-flops to count the sequence 0,5,6,7,3,2 and then repeats.

(State table – 2 marks Design using K-map- 6 marks Diagram- 2 marks)

step 1: no of FF : 3

step 2: The state Diagram



Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
0	1	X	0

step 3: Excitation table

PS $Q_3 Q_2 Q_1$			NS $Q_3^+ Q_2^+ Q_1^+$			$J_1 K_1$	$J_2 K_2$	$J_3 K_3$
0	0	0	1	0	1	1 X	0 X	1 X
0	0	1	0	0	0	X 1	0 X	0 X
0	1	0	0	0	0	0 X	X 1	0 X
0	1	1	0	1	0	X 1	X 0	0 X
1	0	0	0	0	0	0 X	0 X	X 1
1	0	1	1	1	0	X 1	1 X	X 0
1	1	0	1	1	1	1 X	X 0	X 0
1	1	1	0	1	1	X 0	X 0	X 1

step 4: Minimal Expression

(10)

$$J_1$$

$Q_2 Q_1$	00	01	11	10
Q_3	0	1	3	2
1	0	1	0	1
	4	5	6	7

$$J_1 = \overline{Q_3} \overline{Q_2} \overline{Q_1} + \overline{Q_3} Q_2 Q_1 + Q_3 Q_2 \overline{Q_1}$$

$$K_1$$

$Q_2 Q_1$	00	01	11	10
Q_3	0	1	3	2
1	X	1	0	X
	4	5	6	7

$$K_1 = \overline{Q_2} + \overline{Q_3}$$

$$J_2$$

$Q_2 Q_1$	00	01	11	10
Q_3	0	1	3	2
1	0	1	X	X
	4	5	6	7

$$J_2 = Q_3 Q_1$$

$$K_2$$

$Q_2 Q_1$	00	01	11	10
Q_3	0	1	3	2
1	X	X	0	0
	4	5	6	7

$$K_2 = \overline{Q_3} \overline{Q_1}$$

$$J_3$$

$Q_2 Q_1$	00	01	11	10
Q_3	0	1	3	2
1	1	X	X	X
	4	5	6	7

$$J_3 = \overline{Q_2} \overline{Q_1}$$

$$K_3$$

$Q_2 Q_1$	00	01	11	10
Q_3	0	1	3	2
1	X	X	1	0
	4	5	6	7

$$K_3 = \overline{Q_2} \overline{Q_1} + Q_2 Q_1$$

Draw the circuit diagram using this equation

*** It is not specified as a self starting counter. So it can be designed with the specified states only

PS ABC	NS A ⁺ B ⁺ C ⁺	Excitation Inputs		
		J _A K _A	J _B K _B	J _C K _C
000	101	1X	0X	1X
101	110	X0	1X	X1
110	111	X0	X0	1X
111	011	X1	X0	X0
011	010	0X	X0	X1
010	000	0X	X1	0X

$$J_A$$

A	BC	00	01	11	10
0		1	X	0	0
1		X	X	X	X

$$J_A = \overline{B}$$

$$K_A$$

A	BC	00	01	11	10
0		X	X	X	X
1		X	0	1	0

$$K_A = BC$$

$$J_B$$

A	BC	00	01	11	10
0		0	X	X	X
1		X	1	X	X

$$J_B = C$$

$$K_B$$

A	BC	00	01	11	10
0		X	X	0	1
1		X	X	0	0

$$K_B = \overline{A} \overline{C}$$

$$J_C$$

A	BC	00	01	11	10
0		1	X	X	0
1		X	X	X	1

$$J_C = A + \overline{B}$$

$$K_C$$

A	BC	00	01	11	10
0		X	X	1	X
1		X	1	0	X

$$K_C = \overline{A} + \overline{B}$$

19	a)	<p>Compare static and dynamic RAMs. <i>(3 differences- 1 mark each)</i></p> <table><thead><tr><th>Static RAM</th><th>Dynamic RAM</th></tr></thead><tbody><tr><td>Made up of flip-flops.</td><td>Made up of capacitors.</td></tr><tr><td>Large in size.</td><td>Small in size.</td></tr><tr><td>Data store in the form of voltage.</td><td>Data store in the form of charge.</td></tr><tr><td>Much expensive as compare to dynamic RAM</td><td>Less expensive as compare to static RAM</td></tr><tr><td>Low storage capacity</td><td>High storage capacity.</td></tr><tr><td>Consume more power</td><td>Consume less power</td></tr><tr><td>Fast</td><td>Slow</td></tr><tr><td>Data sustain with time.</td><td>Data loses with time, so need refreshing circuit*.</td></tr></tbody></table>	Static RAM	Dynamic RAM	Made up of flip-flops.	Made up of capacitors.	Large in size.	Small in size.	Data store in the form of voltage.	Data store in the form of charge.	Much expensive as compare to dynamic RAM	Less expensive as compare to static RAM	Low storage capacity	High storage capacity.	Consume more power	Consume less power	Fast	Slow	Data sustain with time.	Data loses with time, so need refreshing circuit*.	(3)
Static RAM	Dynamic RAM																				
Made up of flip-flops.	Made up of capacitors.																				
Large in size.	Small in size.																				
Data store in the form of voltage.	Data store in the form of charge.																				
Much expensive as compare to dynamic RAM	Less expensive as compare to static RAM																				
Low storage capacity	High storage capacity.																				
Consume more power	Consume less power																				
Fast	Slow																				
Data sustain with time.	Data loses with time, so need refreshing circuit*.																				
	b)	<p>A combinational circuit is defined by the functions: $F1(A,B,C)=\Sigma(3,5,6,7)$ $F2=\Sigma(0,2,4,7)$.Implement the circuit with a PLA having 3 inputs, four product terms and 2 outputs. <i>(Implementation of the circuit with a PLA- 3 marks)</i></p>	(7)																		

$F_1 = \Sigma(3, 5, 6, 7)$
 $F_2 = \Sigma(0, 2, 4, 7)$


Karnaugh Map for F_1 :
 Variables: A, B, C
 Minterms: 3 (011), 5 (101), 6 (110), 7 (111)
 Simplified Expression: $F_1 = AC + AB + BC$

Karnaugh Map for F_2 :
 Variables: A, B, C
 Minterms: 0 (000), 2 (010), 4 (100), 7 (111)
 Simplified Expression: $F_2 = \overline{B}\overline{C} + \overline{A}\overline{C} + ABC$

PLA programming Table:
 $F_1' F_2 = 1$

Product term	i/p A B C	Output $F_1(C)$ $F_2(F)$
B^1C^1	- 0 0	1 1
A^1C^1	0 - 0	1 -
A^1B^1	0 0 -	- 1
ABC	1 1 1	- -

Circuit Diagram



20

With the help of a flowchart explain the addition/subtraction of binary numbers in sign magnitude form.

(Addition-5 marks Subtraction- 5 marks.(Flow chart/Algorithm)

(10)

