			CS2	03-DETAILED-SCHE	EME	Total Pages:	
Reg	No.:				Name:		
		AP	J ABDUL KA	ALAM TECHNOLOG	GICAL UNIV	/ERSITY	
		THIRD SEM	IESTER B.TI	ECH DEGREE EXAM		DECEMBER 2018	
				Course Code: CS	203		
			SWITCHIN	G THEORY AND L	OGIC DESI		
Ma	x. Marks: 100			DART A		Duration: 3 Hours	5
			A 11	PART A	2 1		Marks
1	Find the O's	and 10's con	Answer all applement of (questions, each carri	es 3 marks.		(3)
1				plement -1.5 marks)			(3)
	9's complem		is 10 s com	prement 1.5 marks)			
	9999						
	24575						
	75420	0.87					
	10's complen	<u>nent</u>					
	9's co.	mplement + 1	=75420.88				
2	Convert (45: (1 mark eac Number 45: Number 45:	5) ₁₀ to base-4 ch for each co 5 (base 10) is 5 (base 10) is	,8 and 16. nversion) in base 4: 130 in base 8: 707	.	ment is 10000	00-1/100-24579.12	(3)
_			in base 16: 1 0			,	(2)
3	!Expects an exapned to result. (1.5 marks, 1 a) F(X,	= Y' +XZ' +	xz' + XY'z' 01+100+101+ 0,1,4,5,6) 2,37)=(X+Y'+ 0+B') (A'+B') +0)(0+1+0)(1-1)	F(A,B,C) = C (A+B' Iowever marks can and max terms (in can) 110 Z)(X+Y'+Z')(X'+Y'+C') + C') +0+0)(1+1+0)(0+1+1	') (A' +B' + 0 be given if the se of (b)) before '+Z'))(1+1+1)	C') ne terms are properly Fore arriving at the final B+C)(A'+B'+C) (A' +B' +	(3)
4	Use Boolean	Algebra to s		BC'+AB'C'+AB'C+A	ABC'+ ABC	= A + BC '	(3)
	RHS						


```
A+BC'=(A+BC')(A+A')
                                                  A+A'=1 and A.1=A
        =A.A+A.A'+ABC'+A'BC'
                                                       applying Distributive Law
        =A+ABC'+A'BC'
                                                       A.A=A AND A.A'=0
        =A(B+B')(C+C')+ABC'+A'BC'
                                                     A+A'=1 and A.1=A
        =ABC+AB'C+ABC'+AB'C'+ABC'+A'BC'
                                                    applying distributive law
        =ABC+AB'C+ABC'+AB'C'+A'BC'
                                                      A+A=A, Commutative Law
** We can start from LHS and can use boolean postulates and theorems to reach RHS
                                             PART B
                    Answer any two full questions, each carries 9 marks.
Simplify
             F(A,B,C,D)=\Sigma(1,4,6,7,8,9,10,11,15) using Tabulation
                                                                    method
                                                                                                  (9)
                                                                                  and
determine
             the
                    prime implicants,
                                         essential
                                                      prime implicants
                                                                           and
                                                                                  the
minimized
             Boolean
                           expression.
(Tabulation steps - 5 marks Prime implicants-1 marks essential prime implicant- 2 marks, Minimized
Boolean expression-1 marks)
_Essential Prime Implicants: BCD , A'BD' , B'C'D , AB'
Minimized Boolean expression: BCD+A'BD'+B'C'D+AB'
         Subtract (9F2C)_{16} from (A96B)_{16} using 15's and 16's complement method.
                                                                                                (4)
 a)
         (Each method- 2 marks.)
          Answer: A3F
         15's complement of 9F2C is =60D3
             A96B+60D3=10A3E
                                      0A3E+1 = 0A3F \text{ or } A3F
         16's complement of 9F2C is =60D4
             A96B+60D4=10A3F Answer is 0A3F or A3F
         Subtract 366 from 170 in BCD using 10's complement addition.
 b)
                                                                                                  (3)
         (BCD using 10's complement addition)
            10's complement of 366: 999-366=633+1=634
           0001 0111 0000+
           0110 0011 0100
           0111 1010 0100
         Here second nibble is >9 so add 0110
          0111\ 1010\ 0100\ +
         0000 0110 0000
         1000 0000 0100 =804
         No carry takes 10's complement of 804 = 999-804 = 195+1=196
         So answer is -196
 c)
         Perform (417)_8 – (232)_8 using 8's complement addition.
                                                                                                  (2)
          (8's complement addition)
         8's complement of 232
                      7's complement =777-232=545
                      8's complement =545+1=546
              (417)_8 - (232)_8 = 417 + 546 = 1165
         Alternate answer: discard the carry, 165
```

(4)

(2)

7 a) Using K-map simplify the Boolean function F as Sum of Products using the don't care conditions d.

F(w,x,y,z)=w'(x'y+x'y'+xyz)+x'z'(y+w) d(w,x,y,z)=w'x(y'z+yz)+wyz (K-map grouping – 2 marks simplification-2 marks)



- b) Represent the following decimal numbers in signed 2's complement 8-bit numbers: i) +43 (ii) -19
 - (i) + 43 1 mark ii) 19 2 marks)
 - (i) +43 = 0010 1011
 - ii) -19 =

Binary equivalent of 19 =0001 0011

1's complement =1110 1100

2's complement =1110 1101

c) Convert the decimal number 3.248 x 10 4 to IEEE 754 standard single precision floating point binary number.

(IEEE 754 format- 2 mark Any other valid format-1 mark.)

Single Precision frame format (32 bit)

					T 1		
	Sign (1 bit)	Ex	xponent (8 bit)	Fractional (23 bit)	1		
	1.11111011100000			\ /	_		
	Here, $S=0 \ (+ve \ number)$ E=10001101 F=111110111000	•					
	0 1000110	01 1111101	110000000000000000				
	Alternate answer: F 000000001111101		3 bits, append zeroes	s on left side			
			PART C				
			ons, each carries 3 m	arks.			
8	Differentiate combi		sequential circuits		(3)		
	(Min 3 differences-						
	Combinational Log		. ,				
	Output is a function Do not have the abil						
				nput according to the logic designed			
	Example: Adder						
	<u>Sequential Logic Ci</u>	<u>rcuits</u>					
	_		-	vious states of the system.			
	I -	re the present s	states that is sent as c	ontrol input (enable) for the next			
	operation. It involves feedback	from output to	input that is stored i	n the memory for the next operation.			
	Example: Counter						
9	Given the block dia	-	, <u>-</u>		(3)		
	lement a full-subtra	_					
	(2 half subtractors	5040 Sext-004 V					
	FIRST MA	alf-Subtractor	Second Half-Su	btractor			
	A	10:					
	В : 1	一 レ:		Difference			
		:					
			┐	<u> </u>			
	ií.						
	B _{in} ———			B _{out}			
10			, JK and T flip-flops		(3)		
			Tflip-flops- 1 mark ed	ach)			
	Excitation table of	SR FF	<u> </u>				
	Qn (PS) $Qn+1$	(NS) S R					
		0 X	r				
		U A					

•	T ''		_	
	1	1	X	0
	1	0	0	1
	0	1	1	0


Excitation table of JK FF

Qn (PS)	Qn+1 (NS)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Excitation table of T FF

Qn (PS)	<i>Qn+1 (NS)</i>	T
0	0	0
0	1	1
1	0	1
1	1	0

Given below is a sequential circuit using D flip-flop. Write the state table and draw a state diagram.



(State table – 2 mark State diagram- 1 mark)

		step1: Find out input Equation
		DA = DCOYOA
		Stap & State 1 des de
		Here QA = A
		QA+ is NS.
		PS input NS QA oc y PA QAT
		Step 3: State Diaglam [1: Mark]
		0, 01, 10
		PART D
		Answer any two full questions, each carries 9 marks.
12	a)	Design a sequential circuit with JK Flip flops to satisfy the following state equation. A(t+1)=A'B'CD + A'B'C + ACD + AC'D' B(t+1)= A'C + CD' + A'BC' C(t+1)= B D(t+1)=D'

(Full design – 5 marks)

$$\begin{array}{l}
FF-A \\
A(H1) &= A'B'CD + A'B'C + A'CD + A'CD' \\
&= A' [B'CD + B'C] + A [CD + C'D'] \\
&= JA' + K'_A A \\

J_A &= B'CD + B'C &= B'C \\
K'_A &= CD + C'D' &= d'D + RD' C + DD \\
K'_A &= CD + C'D' &= (DD) JA = B'C \\
FF-B &= B'C + CD' + A'BC' \\
&= B[A'C'] + (A'C + CD') (B + B') \\
&= B'[A'C + CD'] + B[A'C + CD' + A'C'] \\
&= B'[A'C + CD'] + B[A'C + CD' + A'C'] \\
&= B'[A'C + CD'] + B[A'C + CD' + A'C'] \\
&= B'[A'C + CD'] + B[A'C + CD' + A'C'] \\
&= A'C + CD' + A'C'] = (A' + CD')' \\
&= A'C + CD' + A'C'] = (A' + CD')' \\
&= A'C + CD' + A'C'] = (A' + CD')' \\
&= A'C + CD' + A'C'] = (A' + CD')' \\
&= A'C + CD' + A'C' + AD \\
&= B'(C + CD') + B'C' + AD \\
&= B(C + CD') + B'C' + AD \\
&= B(C + CD') + B'C' + AD \\
&= B(C + CD') + B'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= B'[C + CD'] + B'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= B'[C + CD'] + B'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= B'(C + CD') + B'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= B'[C + CD'] + B'C' + AD \\
&= A'C + CD' + A'C' + A'C' + AD \\
&= A'C + CD' + A'C' + A'C' + AD \\
&= A'C + CD' + A'C' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C + CD' + A'C' + AD \\
&= A'C +$$

Draw the Circuit diagram using 4 FF based on above equations

(4)

(5)

b) Design and implement a decoder that decodes BCD digits (0000 to 1001).

(Design- 2 marks Implementation- 2 marks)

Since implementation method is not mentioned in the question, marks can be awarded for both BCD to seven segment display or BCD to decimal decoder

13 a) Design and implement a 2-bit magnitude comparator using 4X16 decoder.

(Design – 3 marks Implementation -2 marks.)


1) Truth Table:

	Inp	outs			Outputs	
1	A		В	G(A>B)	E(A=B)	L(A <b)< th=""></b)<>
A1	A0	B1	В0		30 105/0 1	
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

 $G = \Sigma m(4, 8, 9, 12, 13, 14)$

 $E = \Sigma m(0,5,10,15)$

 $L = \Sigma m(1,2,3,6,7,11)$




(4)

(9)

b) Implement $f(A,B,C,D) = \Sigma(0,2,3,6,8,9,13,14)$ using 8 x 1 MUX.

(Design using 8 x 1 MUX -4 marks)



What is race around condition? Why does it occur? Discuss how master-slave flip-flop eliminates it.

(Race around condition-2 marks Reason for Occurrence- 2 marks. Master-slave flip-flop working- 3 marks Diagram – 2 marks.)


For a given clock pulse, the output will oscillate between '0' & '1' when both J & K are high. The condition is referred to as "race around".

The race around can be avoided

- *1) if the width of the clock pulse (T) is less than the propagation delay.*
- 2) Edge triggering
- 3) Master Slave FF

Master Slave Flip Flop: This is cascade of two JK flip flops with a feedback from output to input. The clock pulses for the two stages are compliments of each. So when first stage is active, second is inactive & vice versa. The First one changes as per the inputs applied. When the clock goes low, the second is enabled and first one is disabled. The Second stage follows the first, hence the name master-slave.

(8)




PART E


Answer any four full questions, each carries 10 marks.

Draw the logic diagram of a 4-bit Johnson counter and explain the working with a 15 a) timing diagram.

> (Logic diagram of a 4-bit Johnson counter -3 marks Working- 2 marks Timing diagram-3 marks)



Clock	Q_0	Q ₁	Q_2	Q ₃
→ 0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
2	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
└ 7	0	0	0	1




Compare Ring counter and Johnson counter. b)

(Any 2 differences- 1 mark each)

Ring counter	Johnson counter
Output of last flip flop (Q) is connected to the input of the first flip flop	Output of last flip flop (Q') is connected to the input of first flip flop.

(2)

		If 'n' is the number of flip flops that is used in ring counter, number of possible states are also 'n'. That means the number of states is equal to the number of flip flops used. If 'n' is the number used, then the total used is '2n'.	0 0 1 0 1	
		Decoding is easy in ring counter as the number of states is equal to number of flip flops Decoding circuit is compared to ring flops	*	
16	a)	Explain the working of 3-bit Universal Shift Register. (Working of 3-bit Universal Shift Register-5 marks. Diagram-3 m *	arks)	8)
	b)	Give 2 applications of shift register. (Any 2 applications of shift register- 1 mark each) 1. Time Delays 2. Serial /Parallel data conversion 3. Ring counter 4. Johnson Counter 5. Universal asynchronous receiver transmitter (UART) 6. Adder	(2	2)
17	a)	Design a combinational circuit using ROM that accepts a 3-bit generates output equal to the square of the input number. Use implement ROM. (Truth table – 3 marks Rom using decoder – 4 marks)	`	7)



- What size of ROM would it take to implement b)
 - i. A BCD adder/subtractor with a control input to select between the addition and subtraction.
 - ii. A binary multiplier that multiplies two 4-bit numbers.
 - iii. Dual 4-line to 1-line multiplexers with common selection inputs.
 - (1 mark each)
 - i) This circuit has 8 data inputs (two BCD Number), a control input and a carry input, so the ROM must have 210 words. It also has 4 data outputs (BCD number) and a carry output, so it must have 5 bits per word
 - ii) This circuit has two 4 bit inputs and 8 bit outputs, so the ROM must have 28 words with 8
 - iii) This circuit has 10 bit inputs and 4 bit outputs, so the ROM must have 210 words with 4 bits each.

(3)


(10)

18 a) Design a synchronous counter using JK flip-flops to count the sequence 0,5,6,7,3,2 and then repeats.

(State table – 2 marks Design using K-map- 6 marks Diagram- 2 marks)

Step 1: no of FF:3


step 2: The state Diagram



step 3: Encitation table


PS 03 02 0 pg	NS 01 01	Ji Ki Jaka Jaka
000	100000011	1

Step 4: Minimal Empression




Draw the circuit diagram using this equation


*** It is not specified as a self starting counter. So it can be designed with the specified states only



19	a)	Compare static and dynamic (3 differences- 1 mark each)	RAMs.		(3)
		Static RAM	Dynamic RAM		
		Made up of flip-flops.	Made up of capacitors.		
		Large in size.	Small in size.		
		Data store in the form of voltage.	Data store in the form of charge.		
		Much expensive as compare to dynamic RAM	Less expensive as compare to static RAM		
		Low storage capacity	High storage capacity.		
		Consume more power	Consume less power		
		Fast	Slow		
		Data sustain with time.	Data loses with time, so need refreshing circuit*.		
	b)	A combinational circuit is def Σ(0,2,4,7) .Implement the circ outputs. (Implementation of the circuit w	uit with a PLA having 3 in	$(B,C)=\Sigma(3,5,6,7)$ F2= outs, four product terms and 2	(7)



Circuit Diagram



With the help of a flowchart explain the addition/subtraction of binary numbers in sign magnitude form.

(Addition-5 marks Subtraction- 5 marks.(Flow chart/Algorithm)

20

(10)

