


14/11/19

MODULE - 6

Programmable Logic Array (PLA)

- PLA is used to overcome drawbacks of ROM.
- If we have 100 o/p lines & we need only 2 others one waste. i.e., ROM is not considering don't care.
- In PLA we are designing according to what we need.
- In PLA no decoders.
- Decoders in ROM is replaced by AND.

Block Diagrams of PLA



n no. of IP

k no. of AND gates.

So each AND gate we are giving inverted & non inverted IP.

The o/p of these AND gates is feed as IP to OR gates.

m OR gates.

$\therefore m$ o/p lines.




This is logically correct.

The size of PLA is determined by no:of i/p, no:of product terms, no:of o/p/OR ($n \times k \times m$)

? $2 \times 3 \times 5$

2 i/p's ; 3 AND gates ; 5 OR gates



→ Mask Programmable

We will give our functions in a table.

It is called PLA Program table.

We will give this PLA program table & key will give PLA by making necessary connections

→ Field Programmable

By using certain devices, techniques & methods we will make PLAs

for a problem we will be given truth table


A	B	C	f_1	f_2
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
1	1	0	0	1
0	0	0	1	0
1	0	0	1	0
0	1	0	1	1
1	1	0	0	0
1	0	1	1	1
1	1	1	1	1

$$F(A, B, C)$$


$$F = \sum (0_1, 0_7, 0_8)$$

or

Minimize using K map.



$$f_1 = AB' + AC$$



$$f_2 = AC + BC$$

3 : 11P₃ 2 : 01P₃

$\therefore 3 \times k \times 2$

- > If we have simplified expression
find out distinct product term
- > The absence of particular IP
can be put as -

PLA table consist of 3 columns.

1st column : It lists the product terms numerically
2nd column : It specifies the required paths b/w
 ilps & AND gates

3rd column : It specifies the paths b/w the AND
 gates & OR gates.

PLA Program Table

Product Terms.	Inputs			Outputs	
	A	B	C	F_1	F_2
AB'	1	1	0	-	1
AC	2	1	-	1	1
BC	3	-	1	1	-

since in F_1 eqn there is no BC


In truth table look where F_1 is one &
fill A B C

If there is no inversion put T

To fill ilps F_1 & F_2 .

To fill F_1 look in truth table , if AB' is coming put 1 else put -

for another type of questions, simply using POS.
f3OP. and take .



16/11/17

HDL Programming

- Hardware Description language,

Two types of languages in HDL

- Verilog
- VHDL

VHDL : more prominent.

Verilog

- Verilog is in terms of modules.

- Operations ~NOT, &AND, | OR

- Signal : IIP, OIP, interconnection b/w.
It can be 0's & 1's.

VHDL

↳ VHDL Hardware Description Language

↳ very High Speed Integrated Circuit

→ Program structure of VHDL.

- 1) Library
- 2) Entity
- 3) Architecture

Library

Library IEEE;

Use ieee.std_logic_1164.all;

In VHDL each statement terminate with ;

use this package.

Use ieee.std_logic_1164.all;

↓
we IEEE lib

we all
packages

Entity

- building blocks.
- declares i/p & o/p.

entity abcd is
 ↓ ↓
 keyword name

> VHDL is case insensitive
 entity abcd is


```
port (a: in std_logic;  

      b: in std_logic;  

      c: out std_logic  

    );  

end abcd;
```



Let $f = \text{AND}$

Architecture

- > Code of entity
- > write the code of the program.

architecture arc-abcd of abcd is
 begin
assigning (=)
c ← a and b;
operations
 end arc-abcd;

some name of entity

Modelling the VHDL Programs

VHDL Programs can be done with 3 different styles.

Modelling Styles in VHDL

- 1) Data flow modelling
- 2) Behavioral modelling
- 3) Structural modelling

Data flow Modelling

- > It shows that how the data or signal flows from ip to op. through the registers or components.
- > This works on concurrent execution

Behavioral Modelling

- > Shows how our system performs according to current ip values
- > Here we define that what value we get at the op corresponding to ip values.
- > Defines the function or behaviour of our digital system.
- > Works on sequential execution

Structural Modelling

- > Shows the graphical representation of

modules or instances or components with their interconnection

- > Defines that how our components or registers or modules are connected to each other.
- > Works on concurrent execution.

Data Flow Modelling - Full Adder

library IEEE;

use IEEE.std_logic_1164.all; } library

entity fab is

```
port (a: in std_logic;  
      b: in std_logic;  
      c: in std_logic;  
      sum: out std_logic;  
      carry: out std_logic  
);
```

end fab;

} entity

architecture arc-fab of fab is

begin

sum <= a xor b xor c;

carry <= (a and b) or
(b and c) or
(a and c);

end arc-fab;

Behavior Modelling - full adder.

process : It is the basic building block to work on behavior modelling style.

Truth table of full adder.

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	0	1
1	0	1	1	0
1	1	0	0	1
1	1	1	1	1

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_UNSIGNED.all;

entity fab is

```
port (
    a : in std_logic;
    b : in std_logic;
    c : in std_logic;
    s : out std_logic;
    cr : out std_logic
);
```

end fab;

architecture arc-fab of fab is

begin

process (a,b,c)

begin

if ($a = '0'$ and $b = '0'$ and $c = '0'$) then

$s \leftarrow '0';$

$cr \leftarrow '0';$

elsif ($a = '0'$ and $b = '0'$ and $c = '1'$) then

$s \leftarrow '1';$

$cr \leftarrow '0';$

elsif ($a = '0'$ and $b = '1'$ and $c = '0'$) then

$s \leftarrow '1';$

$cr \leftarrow '0';$

elsif ($a = '0'$ and $b = '1'$ and $c = '1'$) then

$s \leftarrow 0;$

$cr \leftarrow 1;$

elsif ($a = '1'$ and $b = '0'$ and $c = '0'$) then

$s \leftarrow 1;$

$cr \leftarrow 0;$

elsif ($a = '1'$ and $b = '0'$ and $c = '1'$) then


$s \leftarrow 0;$

$cr \leftarrow 1;$

```

        elseif (a = '1' and b = '1' and c = '0') then
            s ← 0 ;
            cr ← 1 ;
        else
            s ← '1' ;
            cr ← '1' ;
        end if ;
        end process ;
    end arc-fab ;

```



temp1, temp2, temp3 → connection lines
we cannot connect components directly
we use connecting wires.

- Write entity of system
- In architecture, declare the signals & write components before 'begin' keyword.
- After 'begin', do port mapping
- End architecture
- Write entity for component
- Write architecture for component

library IEEE;
use IEEE . std-logic-1164 . all;
use IEEE . std-logic-unsigned . all;

entity fadd is

port (A: IN STD-LOGIC;
B: IN STD-LOGIC;
Cin: IN STD - LOGIC;
Sum: OUT STD-LOGIC;
Carry: OUT STD-LOGIC);

end fadd;

common architecture of your entity.

architecture arch_fa of fadd is.

-- declare signals.

signal temp1,temp2,temp3 : std-logic;

-- write components.

component Hadd is

```
port( a,b : IN STD-LOGIC;  
      s : OUT STD-LOGIC  
);
```

end component;

component OR1 is

```
port( p,q : in STD-LOGIC;  
      r : out STD-LOGIC  
);
```

end component;

begin

HA1 : Hadd port map (a=>A, b=>B,
c=>temp1, s=>tempa);

HA2 : Hadd port map (a=>temp2, b=>in
c=>temp3, s=>sum);

ORG : OR1 port map (p=>temp1, q=>temp3,
r=>carry);

end arch fa.

```
library IEEE;
use IEEE.std-logic-1164.all;
use IEEE.std-logic-unsigned.all;

entity HAdd is
    port( a,b: IN STD-LOGIC;
          c,s : IN STD-LOGIC
        );
end HAdd;
```

```
architecture arch-HA of HAdd is
begin
```

```
    s <= a xor b;
    c <= a and b;
end arch-HA;
```

```
library ieee;
use ieee.std-logic-1164.all;
use ieee.std-logic-unsigned.all;
entity ORI is
```

```
port( P,Q : in std-logic;
      R : out std-logic;
    );
end ORI;
```

architecture arch- OR of ORI is
begin

18/19/17 Inverter

Verilog

```
module inv (input [3:0] a,  
            output [3:0] y);
```

a is I/O
having 4 bits

```
assign y = ~a;
```

```
endmodule
```

VHDL

```
library IEEE : use IEEE.STD-LOGIC-1164.all;  
entity inv is  
port(a: in STD-LOGIC-VECTOR (3 downto 0);  
      y: out STD-LOGIC-VECTOR (3 down to 0));
```

```
end;
```

```
architecture sym of inv inv is  
begin
```

```
  y <= not a;
```

```
end; keyword.
```

Data Flow model is used here

This can also be done in behavior model.

Logic Gates

Verilog . case sensitive

```
module gates (input [3:0] a,b,
               output [3:0] y1,y2,y3,y4,y5);
```

/* five different two-input logic gates acting
on 4 bit buses */

```
assign y1 = a&b; //AND
assign y2 = a|b; //OR
assign y3 = a&~b; //XOR
assign y4 = ~(a&b); //NAND
assign y5 = ~(a|b); //NOR
```

endmodule

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity gates is
  port(a,b: in STD_LOGIC_VECTOR(3 downto 0);
       y1,y2,y3,y4,y5: out STD_LOGIC_VECTOR
       (3 downto 0));
end;
```

architecture sum of gates is.
begin.

-- five different two-input logic gates.
-- acting on 4 bit buses

```
y1 ← a and b;  
y2 ← a or b;  
y3 ← a xor b;  
y4 ← a nand b;  
y5 ← a nor b;  
end;
```

Multiplexer

Verilog

A 4:1 multiplexer can select one of 4 (IP) using nested conditional operators.

```
module mux4 (input [3:0] d0,d1,d2,d3,  
              input [1:0] s,  
              output [3:0] y);  
  
    assign y = s[1] ? (s[0] ? d3 : d2) : (s[0] ? d1 : d0);  
  
endmodule.
```

VHDL

A 4:1 multiplexer can select one of 4 IP using multiple else clauses in the conditional signal assignment.

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 is
port (d0,d1,
      d2,d3 : in STD_LOGIC_VECTOR(3 downto 0);
      s : in STD_LOGIC_VECTOR(1 downto 0);
      y : out STD_LOGIC_VECTOR(3 downto 0));
end;
```

architecture symbol of mux4 is
begin

```
y <- d0 when s = "00" else
      d1 when s = "01" else
      d2 when s = "10" else
      d3;
```

end;

Adder

Verilog

In Verilog, wires are used to represent internal variables when values are defined by assign statements such as assign $p = a \wedge b$; wires technically have to be declared only for multibit buses, but it is good practice to include them for all internal variables; their declaration could have been omitted in this example.

module fulladder (input a,b,cin,
output s,cout);

wire p,g;

assign p = a&b;

assign g = a&~b;

assign s = p&cin;

assign cout = g | (p&cin);

endmodule

VHDL

In VHDL, signals are used to represent

Binary Addition

A	B	SUM	CARRY
0 + 0		0	0,
0 + 1		1	0
1 + 0		1	0
1 + 1		0	1

Binary Addition Algorithms.

Step 1: Read two n bit numbers

Step 2: Take LSB bit of first number + LSB of second number & find sum & carry using the rule.

a) $0+0=0$

sum = 0. carry = 0

b) $0+1=1$

sum = 1. carry = 0

c) $1+0=1$

sum = 1. carry = 0

d) $1+1=10$

sum = 0. carry = 1

Step 3: If a carry is generated, it is to be propagated to next groups of bits and use the following rules for addition and repeat steps 2 & 3 for all bits.

$$1+0+0=01$$

sum = 1. carry = 0

$$1+0+1=10$$

sum = 0. carry = 1

$$1+1+0=10.$$

sum = 0. carry = 1

$$1+1+1=11$$

sum = 1. carry = 1

Binary Subtraction

A	B	Dif	Borrow
0 - 0		0	0
0 - 1		1	1
1 - 0		1	0
1 - 1		0	0

Binary Subtraction - Algorithm

Step 1: Read two bit numbers

Step 2: Take LSB bit of first number & LSB of 2nd number & check for the following condition

$$0 - 0 = 0$$

$$0 - 1 = 1$$

$$1 - 0 = 1$$

$$10 - 1 = 1 \quad 0 - 1 \text{ with a borrow of } 1$$

~~0 → 1~~

Step 3: If a borrow is needed, take 1 from next column to left & repeat steps 2 & 3 for all bits.