

HWP01 2020-2021

Hardware Programming

Introduction to digital systems

And structured digital design

Goal of this course

Learn to describe digital circuits with VHDL and implement them in an FPGA.



Instructors

Emile van de Logt

• John Roeloffs

Logeh@hr.nl

Roelj@hr.nl



Organization

- Compulsory attendance
- HWP01 structure:
 - Lecture

• Five lectures: About 1.5 hours

Lab exercise

Full-time: Tuesday: 4 hours

Homework8 hours

- Theory from the book
 - "Circuit Design and Simulation with VHDL" (Second Edition)
 - Volnei A. Pedroni
 - ISBN 978-0-262-01433-5
- Preparing assignments / writing code
- Making simulations at home / outside regular class times



Planning: theory

- First week
 - Introduction digital systems
 - Introduction to FPGAs
 - Structured digital Design
 - Modeling concepts in VHDL

- Second week
 - Introduction VHDL
 - Code structure
 - Data types

- Third week
 - Combinational versus sequential design
 - Concurrent and sequential code
 - Signals and variables
- Fourth week
 - Introduction to state machines

- Fifth week
 - Designing state machines
 - AdvancedVHDL design



Planning: lab assignments

In the course manual you will find instructions on handing in your assignments.

Week	Deadlines	Retake
1	-	-
2	1 (deadline)	-
3	2 (deadline)	1 (deadline)
4	3 (deadline)	2 (deadline)
5	4 (deadline)	3 (deadline)
6	5 (deadline)	4 (deadline)
7		5 (deadline)
8	Final assignment	
9		Retake (HT1) 2.



Agenda

- Introduction to digital systems and FPGAs
- Structured digital design
- Modelling concepts in VHDL



Computing realization

- Application Specific Integrated Circuits (ASIC): expensive, time consuming, best performance.
- Software programmed processors: software flexibility, fixed instructions and performance is limited
- Reconfigurable computing: high flexibility, good performance and fills the gap between hardware and software. This is the domain of FPGAs.



Digital Logic: 1980's vs today FPGA



Field-programmable Gate Array (FPGA)



Transistor count for key FPGA families

FPGA	Transistor count +	Date of introduction \$	Manufacturer +	Process 4
Virtex	~70,000,000	1997	Xilinx	
Virtex-E	~200,000,000	1998	Xilinx	
Virtex-II	~350,000,000	2000	Xilinx	130 nm
Virtex-II PRO	~430,000,000	2002	Xilinx	
Virtex-4	1,000,000,000	2004	Xilinx	90 nm
Virtex-5	1,100,000,000	2006	Xilinx	65 nm
Stratix IV	2,500,000,000	2008	Altera	40 nm
Stratix V	3,800,000,000	2011	Altera	28 nm
Arria 10	5,300,000,000	2014	Altera	20 nm
Virtex-7	6,800,000,000	2011	Xilinx	28 nm
Stratix 10 Family device, 10GX5500/10SX5500	17,000,000,000	2017	Intel (formally Altera)	14 nm
Virtex-Ultrascale XCVU440	20,000,000,000+	2014	Xilinx	20 nm
Everest	50,000,000,000	2018	Xilinx	7 nm

Source: https://www.napatech.com/road-to-fpga-reconfigurable-computing/ 2018



Comparison

Field-programmable Gate Array (FPGA)

Not only is the performance of FPGAs and other logic devices becoming more formidable, these devices are incorporating functions typically performed by other types of logic, CPUs, GPUs, and DSPs. They're the semiconductor versions of the Swiss Army Knife.


Microcontrollers vs. FPGA's

uController	FPGA
Programming languages (C, C++, Assembly) Optimized for general purpose computing	Programming Languages VHDL, Verilog, Open Computing Language; Or use Schematics
Control over the Software; 10's to 100's of cores.	Control over the Hardware; Hardware timed execution; millions of progammable digital logic cells.
Predefined instruction set and datapath widths	No predefined instruction set or datapath widths
Reprogrammable - unlimited	Reconfigurable - unlimited

	Microcontroller	FPGA	ASIC		
Clock speed (frequency)	Can be very high (Up to 4 GHz)	Average (up to 0.7 GHz)	Can be very high (several GHz)		
Throughput (data per second)	Limited	Can be very high	Highest		
Power consumption	Low	High	Low		
Cost	0.3 \$ ~ 2000 \$	3 \$ ~ 2000 \$	From \$1.000.000 NRE		
HW flexibility (design time)	Low	High	High		
HW flexibility (run time)	Low	High	Low		
Peripherals	Limited to what IC manufacturers offer	Many, as long as pins and logic elements are available.	Many, as long as physically possible.		
Behavior	Almost exclusively sequential	Sequential or concurrent	Sequential or concurrent		
Potential parallelism	Low for most single- cores	High	High		

Technology

FPGA's are designed to function like any digital component. In order to support this programability, FPGA-chips contain the following 3 building blocks:





Technology – Logic Blocks A basic logic building block is the Logic Element


AND			NANE)		OR			NOR	į.		XOR		
In A	In B	Out												
0	0	0	0	0	1	0	0	0	0	0	1	0	0	0
1	0	0	1	0	1	1	0	1	1	0	0	1	0	1
0	1	0	0	1	1	0	1	1	0	1	0	0	1	1
1	1	1	1	1	0	1	1	1	1	1	0	1	1	0



Synthesis (programmed into the LUT)

LUT							
A	В	CF	OUTPUT				
0	0	Х	0				
0	1	X	1				
1	0	Χ	1				
1	1	X	0				






If we bypass the flip-flop using the multiplexer, what is the function of this Logic Element?



Technology - Interconnections

FPGA interconnect



Dec 26, 2010 50



THE DE1 DEVELOPMENT BOARD

DE1-SoC

- \$150 USD
- Cyclone V SoC FPGA
- Dual-core ARM Cortex-A9
 - 1GB DDR 3 SDRAM, MicroSD
 - USB, Triple-speed Ethernet
 - ADC, Accelerometer
 - LED, Pushbutton

FPGA

- 85K Programmable Logic Elements
- 64 MB SDRAM
- DVD-quality audio in/out, Video in/VGA out
- PS/2, IrDA
- 4 debounced pushbuttons, 10 slider switches, 10 red LEDs, six 7-segment displays
- Expansion headers

Built-in USB Blaster for FPGA programming







Agenda

- Introduction to digital systems and FPGAs
- Structured digital design
- Modelling concepts in VHDL




Structured digital design

- Determine the function you want to perform
 - Architecture
- Find a method to implement the function
 - Implementation
- Use tools to materialize the method
 - Realization
- Verify your design
 - Simulation and evaluation



Example VHDL code



- 1. Import the necessary libraries
- 2. An entity block is the beginning building block of a VHDL design. Each design has only one entity block which describes the interface signals into and out of the design unit.
- 3. Architecture block defines how the entity operates using Structural or Behavioral Code. This example is using behavioral code.

From VHDL to FPGA

```
ENTITY inverter IS

PORT (a: IN STD_LOGIC;
b: OUT STD_LOGIC);
END inverter;
```

```
ARCHITECTURE voorbeeld OF inverter IS

BEGIN

b <= NOT(a);

END voorbeeld;
```



Structural decomposition

 Top-down design: no constraints on the availability of hardware

 Bottom-up design: design is conditioned by what's available (e.g., the number of gates)

 Typical dimensions for the Digital Design Space: speed, chip area (cost), power




Agenda

- Introduction to digital systems and FPGAs
- Structured digital design
- Modelling concepts in VHDL



Simplified VHDL Design Flow





Modeling concepts in VHDL

Two abstract models to describe your design in VHDL

Behavioral Model:

- Less specific about how digital function(s) will actually be connected together.
- Register Transfer level (RTL): synthesizable, has an explicit clock
- Algorithmic level: (almost always) unsynthesizable, especially when there is no notion of a clock and no delays between internal functions are defined.

Structural Model:

- Gate level: oldest digital logic design method. You, the designer, do all the work.
- Wider use of "portmap"



Modeling abstractions




Figure adapted from VHDL Design Representation and Synthesis.



From VHDL to FPGA

1. Synthesize


- Simulate (Analysis & Elaboration)
- Compiles code into RTL (Register Transfer Level) schematic. Always take a look at this



From VHDL to FPGA

Place and Route

- How to configure the FPGA elements to become the functional equivalent of the RTL schematic?
- Find the optimal paths through the FPGA
- Timing analysis



Contains the setting of every switch in the FPGA



Design verification

Check if your realization matches your expectations.

In VHDL we use test benches to verify the results.

 In this course you will create test benches to verify your designs.

 In (simple) simulations we don't know if the actual design meets timing constraints. We will discuss this later.



Homework

- Covered today:
 - Introduction to digital design and FPGAs
 - Structured design
 - Modeling concepts in VHDL
- Start working on the laboratory
- Next week:
 - Chapter 2 "Datatypes"
 - Chapter 3 "Operators"
 - Chapter 10 "Simulation with VHDL Testbenches"



First week: Lab

- Introductory Assignment 1
 - Getting to know Quartus
 - Getting to know ModelSim

Getting to know the DE1 SoC development and Education

Board



