

# IRFS3107-7PPbF

HEXFET® Power MOSFET

#### **Applications**


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

# G

V <sub>DSS</sub>		75V
R <sub>DS(on)</sub> typ	Э.	<b>2.1m</b> $Ω$
m	ax.	<b>2.6m</b> $Ω$
I <sub>D</sub>		260A
I <sub>D (Package Lin</sub>	nited)	240A

#### **Benefits**

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free



G	D	S
Gate	Drain	Source

#### **Absolute Maximum Ratings**

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	260	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	190	А
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited)	240	
I <sub>DM</sub>	Pulsed Drain Current ①	1060	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	370	W
	Linear Derating Factor	2.5	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ③	13	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

#### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy ②	320	mJ
I <sub>AR</sub>	Avalanche Current ①	See Fig. 14, 15, 22a, 22b,	Α
E <sub>AR</sub>	Repetitive Avalanche Energy 4		mJ

#### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ® ®		0.40	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ⑦®		40	

#### Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	75			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.083		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA①
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		2.1	2.6	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 160A ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 75V$ , $V_{GS} = 0V$
				250		$V_{DS} = 75V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
$I_{GSS}$	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	_		-100		V <sub>GS</sub> = -20V
R <sub>G(int)</sub>	Internal Gate Resistance		2.1		Ω	

#### Dynamic @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	260			S	$V_{DS} = 25V, I_D = 160A$
$Q_g$	Total Gate Charge		160	240	nC	I <sub>D</sub> = 160A
$Q_{gs}$	Gate-to-Source Charge		38			$V_{DS} = 38V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		57			V <sub>GS</sub> = 10V ⊕
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		103			$I_D = 160A, V_{DS} = 0V, V_{GS} = 10V$
$t_{d(on)}$	Turn-On Delay Time		17		ns	$V_{DD} = 49V$
t <sub>r</sub>	Rise Time		80			I <sub>D</sub> = 160A
$t_{d(off)}$	Turn-Off Delay Time		100			$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		64			V <sub>GS</sub> = 10V ⊕
C <sub>iss</sub>	Input Capacitance		9200			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		850			$V_{DS} = 50V$
C <sub>rss</sub>	Reverse Transfer Capacitance		400		pF	f = 1.0MHz
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)@		1150			$V_{GS} = 0V$ , $V_{DS} = 0V$ to $60V$ ©
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related) ©		1500			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V  $

#### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current			260	Α	MOSFET symbol
	(Body Diode)					showing the
I <sub>SM</sub>	Pulsed Source Current			1060	1	integral reverse
	(Body Diode) ①					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 160A, V_{GS} = 0V $
t <sub>rr</sub>	Reverse Recovery Time		52		ns	$T_J = 25^{\circ}C$ $V_R = 64V$ ,
			63			$T_{\rm J} = 125^{\circ}{\rm C}$ $I_{\rm F} = 160{\rm A}$
$Q_{rr}$	Reverse Recovery Charge		110		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $\oplus$
			160			$T_J = 125^{\circ}C$
I <sub>RRM</sub>	Reverse Recovery Current		3.8		Α	$T_J = 25^{\circ}C$
t <sub>on</sub>	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by  $T_{Jmax}$ , starting  $T_J$  = 25°C, L = 0.026mH  $R_G$  = 25 $\Omega$ ,  $I_{AS}$  = 160A,  $V_{GS}$  =10V. Part not recommended for use above this value .
- $\label{eq:loss_distance} \mbox{ } \mbox{ } \mbox{I}_{SD} \leq 160\mbox{A}, \mbox{ } \mbox{di/dt} \leq 1420\mbox{A/\mu s}, \mbox{ } \mbox{V}_{DD} \leq \mbox{V}_{(BR)DSS}, \mbox{ } \mbox{T}_{J} \leq 175\mbox{ }^{\circ}\mbox{C}.$
- 4 Pulse width  $\leq$  400 $\mu$ s; duty cycle  $\leq$  2%.

- $\ \ \, \ \, \ \,$   $\ \ \,$   $\ \ \,$  C  $_{OSS}$  eff. (ER) is a fixed capacitance that gives the same energy as C  $_{OSS}$  while V  $_{DS}$  is rising from 0 to 80% V  $_{DSS}.$
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

2 www.irf.com




Fig 1. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage



**Fig 9.** Maximum Drain Current vs. Case Temperature



 $V_{DS,}$  Drain-to-Source Voltage (V) Fig 11. Typical  $C_{OSS}$  Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

## Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
  - Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT<sub>imax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4.  $P_{D (ave)}$  = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).
- t<sub>av =</sub> Average time in avalanche.
- D = Duty cycle in avalanche =  $t_{av} \cdot f$
- $Z_{th,JC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ ( } 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \Delta \text{T/ } Z_{thJC} \\ I_{av} &= 2\Delta \text{T/ [} 1.3 \cdot \text{BV} \cdot Z_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit www.irf.com




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform

### D<sup>2</sup>Pak - 7 Pin Package Outline

Dimensions are shown in millimeters (inches)





S	DIMENSIONS					
M					N O	
M B O	MILLIM	ETERS	INC	HES	O T E S	
Ľ	MIN.	MAX.	MIN.	MAX.	S	
Α	4.06	4.83	.160	.190		
A1	-	0.254	_	.010		
Ь	0.51	0.99	.020	.036		
ь1	0.51	0.89	.020	.032	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	_	.270		4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	_	.245		4	
е	1.27	BSC	.050	BSC		
Н	14.61	15.88	.575	.625		
L	1.78	2.79	.070	.110		
L1	_	1.68	-	.066	4	
L2	_	1.78	_	.070		
L3	0.25	BSC	.010	BSC		
L4	4.78	5.28	.188	.208		

#### NOTES

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994

VIEW A-A

2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

O.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.


- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB.

8 www.irf.com


#### D<sup>2</sup>Pak - 7 Pin Part Marking Information

EXAMPLE: THIS IS AN IRF2804S-7P WITH LOT CODE 8024 ASSEMBLED ON WW02,2000 IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead Free"



OR




#### D<sup>2</sup>Pak - 7 Pin Tape and Reel

NOTES, TAPE & REEL, LABELLING:

- TAPE AND REEL.
  - 1.1 REEL SIZE 13 INCH DIAMETER.
  - 1.2 EACH REEL CONTAINING 800 DEVICES.
  - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
  - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. 71-9667.
  - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
  - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS.
    REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS.
    HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.
    - BAR

- 2. LABELLING (REEL AND SHIPPING BAG).
  - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P
  - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
  - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
  - 2.4 QUANTITY:
  - 2.5 VENDOR CODE: IR
  - 2.6 LOT CODE:
  - 2.7 DATE CODE:



Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903