



### HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Current Sense
- 175°C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements






### Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The HEXSense device provides an accurate fraction of the drain current through the additional two leads to be used for control or protection of the device. These devices exhibit similar electrical and thermal characteristics as their IRF-series equivalent part numbers. The provision of a kelvin source connection effectively eliminates problems of common source inductance when the HEXSense is used as a fast, high-current switch in non current-sensing applications.



## **Absolute Maximum Ratings**

	Parameter	Max.	Units	
In @ Tc = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10 V	28		
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, VGS @ 10 V	20	Α	
ĺDM	Pulsed Drain Current ①	110		
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	150	W	
· · · · -	Linear Derating Factor	1.0	. W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V	
Eas	Single Pulse Avalanche Energy ②	100	mJ	
IAR	Avalanche Current ①	28	A	
EAR	Repetitive Avalanche Energy ①	15	mJ	
dv/dt	Peak Diode Recovery dv/dt ③	5.5	V/ns	
TJ	Operating Junction and	-55 to +175		
TSTG	Storage Temperature Range		∘c	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)		
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)		

#### Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
Reuc	Junction-to-Case		_	1.0	
Recs	Case-to-Sink, Flat, Greased Surface	_	0.50	_	°C/W
ReJA	Junction-to-Ambient	_	_	62	}



# Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	100	_	_	V	V <sub>GS</sub> =0V, I <sub>D</sub> = 250μA
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	_	0.13	_	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	_		0.077	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =17A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	_	4.0	٧	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub>	Forward Transconductance	5.8	_	_	S	V <sub>DS</sub> =50V, I <sub>D</sub> =17A ④
	Drain-to-Source Leakage Current	_	_	25	μA	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V
l <sub>DSS</sub>	Drain-to-Source Leakage Current	_	_	250	μΛ	V <sub>DS</sub> =80V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C
1	Gate-to-Source Forward Leakage	_	_	100	nA	V <sub>GS</sub> =20V
Igss	Gate-to-Source Reverse Leakage		_	-100	11A	V <sub>GS</sub> =-20V
Qg	Total Gate Charge	-		69		I <sub>D</sub> =29A
Q <sub>gs</sub>	Gate-to-Source Charge	— .	_	13	nC	V <sub>DS</sub> =80V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge			37		V <sub>GS</sub> =10V See Fig. 6 and 13 @
t <sub>d(on)</sub>	Turn-On Delay Time	<u> </u>	13	_		V <sub>DD</sub> =50V
tr	Rise Time	_	77		ns	I <sub>D</sub> =29A
t <sub>d(off)</sub>	Turn-Off Delay Time	<u> </u>	40			R <sub>G</sub> =9.1Ω
tí	Fall Time	_	48	_		R <sub>D</sub> =1.7Ω See Figure 10 ④
LD	Internal Drain Inductance		4.5		nH	Between lead, 6 mm (0.25in.) from package
Ls	Internal Source Inductance	_	7.5	_	, , ,	and center of die contact
Ciss	Input Capacitance	_	1300			V <sub>GS</sub> =0V
Coss	Output Capacitance	_	630		pF	V <sub>DS</sub> =25V
Crss	Reverse Transfer Capacitance	-	130			f=1.0MHz See Figure 5
r	Current Sensing Ratio	2550	_	2810	_	I <sub>D</sub> =29A, V <sub>G\$</sub> =10V
Coss	Output Capacitance of Sensing Cells	_	9.0	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> = 25V, f=1.0MHz

## **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)	_	-	28	A	MOSFET symbol showing the
Ism	Pulsed Source Current (Body Diode) ①		_	110		integral reverse p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage	_		2.5	٧	T <sub>J</sub> =25°C, I <sub>S</sub> =28A, V <sub>GS</sub> =0V @
t <sub>rr</sub>	Reverse Recovery Time		120	260	ns	T <sub>J</sub> =25°C, I <sub>F</sub> =29A
Qrr	Reverse Recovery Charge	_	0.52	1.2	μC	di/dt=100A/μs ④
ton	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+LD)			

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ③ I<sub>SD</sub>≤28A, di/dt≤170A/μs, V<sub>DD</sub>≤V(BR)DSS, T<sub>J</sub>≤175°C
- $^{\circ}$  V<sub>DD</sub>=25V, starting T<sub>J</sub>=25°C, L=191μH R<sub>G</sub>=25Ω, I<sub>AS</sub>=28A (See Figure 12)
- ④ Pulse width ≤ 300  $\mu$ s; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, T<sub>C</sub>=25°C




Fig 2. Typical Output Characteristics, T<sub>C</sub>=175°C





Fig 3. Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit




Fig 14. Peak Diode Recovery dv/dt Test Circuit




Fig 15. Typical HEXSense Ratio Vs. Junction Temperature




Fig 16. Typical HEXSense Ratio Vs. **Drain Current** 





Fig 17. Typical HEXSense Ratio Vs. Gate Voltage



.

Fig 18. HEXSense Ratio Test Circuit




Fig 19. HEXSense Sensing Cell Output Capacitance Test Circuit

Appendix B: Package Outline Mechanical Drawing - See page 1510

Appendix C: Part Marking Information – See page 1517



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.