# **AVR128DA Silicon Errata and Data Sheet Clarification**

AVR128DA28/32/48/64



The AVR128DA28/32/48/64 devices you have received conform functionally to the current device data sheet (www.microchip.com/DS40002183), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the AVR128DA28/32/48/64 devices.

### **Notes:**

- This document summarizes all the silicon errata issues from all the silicon revisions, previous and current
- Refer to the Device/Revision ID section in the current device data sheet (www.microchip.com/DS40002183)
  for more detailed information on Device Identification and Revision IDs for your specific device, or contact
  your local Microchip sales office for assistance

# 1. Silicon Issue Summary

### Legend

- Erratum is not applicable.
- X Erratum is applicable.

Peripheral	Short Description	Valid for	Silicon R	evision
		Rev. A6 <sup>(1)</sup>	Rev. A7	Rev. A8
Device	2.2.1. Some Reserved Fuse Bits Are '1'	Х	Χ	Х
	2.2.2. CRC Check During Reset Initialization Is not Functional	X	Χ	X
CCL	2.3.1. The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Devices	X	Χ	Х
CLKCTRL	2.4.1. PLL Status not Working as Expected	X	Χ	X
DAC	2.5.1. DAC Output Buffer Lifetime Drift	X	Χ	X
EVSYS	2.6.1. Port Pins PB[7:6] and PE[7:4] Are not Connected to the Event System	X	Χ	X
NVMCTRL	2.7.1. Flash Mapping Into Data Space not Working Properly	X	Χ	X
	2.7.2. Flash Multi-Page Erase Can Erase Write Protected Section	Χ	X	X
PORT	2.8.1. Digital Input on Pin Automatically Disabled When Pin Selected for Analog Input	X	Χ	Х
RSTCTRL	2.9.1. BOD Registers not Reset When UPDI Is Enabled	X	Χ	X
SPI	2.10.1. SSD Bit Must Be Set When SPIROUTE Value = NONE	X	Χ	X
TCA	2.11.1. TCA1 Pinout Alternative 2 and 3 not Functional	Χ	Χ	Χ
	2.11.2. Restart Will Reset Counter Direction in NORMAL and FRQ Mode	X	X	X
TCB	2.12.1. CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode	X	Χ	Χ
TCD	2.13.1. Asynchronous Input Events not Working When TCD Counter Prescaler Is Used	Х	Χ	Х
	2.13.2. CMPAEN Controls All WOx for Alternative Pin Functions	Χ	Χ	X
	2.13.3. Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used	X	Χ	X
TWI	2.14.1. The Output Pin Override Does not Function as Expected	X	Χ	X
	2.14.2. The 50 ns and 300 ns SDA Hold Time Selection Bits Are Swapped	X	X	X
	2.14.3. Flush Non-Functional	Χ	Χ	X
USART	2.15.1. Open-Drain Mode Does not Work When TXD Is Configured as Output	X	Χ	Χ
	2.15.2. Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode	X	Χ	X
ZCD	2.16.1. All ZCD Output Selection Bits Are Tied to the ZCD0 Bit	X	Χ	Χ

### Note:

1. This revision is the initial release of the silicon.



### 2. Silicon Errata Issues

### 2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

### 2.2 Device

### 2.2.1 Some Reserved Fuse Bits Are '1'

For material with date code 2033 (manufactured in the year 2020, week 33) or older, the default fuse values are not compliant with the data sheet. The fuse values will read out as listed below:

- BODCFG = 0x10
- OSCCFG =  $0 \times 78$  (The device will use the OSCHF clock source)
- SYSCFG0 = 0xF2
- SYSCFG1 = 0xF8

### **Work Around**

None.

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.2.2 CRC Check During Reset Initialization Is not Functional

For material with date code 2136 (manufactured in the year 2021, week 36) or older, the CRCSRC bit field in the SYSCFG0 fuse is ignored during Reset initialization. A CRC check will not be performed during Reset initialization. CRCSCAN is only available from the software.

### **Work Around**

None.

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

# 2.3 CCL - Configurable Custom Logic

### 2.3.1 The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Devices

The LINK option (INSELn in LUT3CTRLB or LUT3CTRLC is ' $0 \times 2$ ') does not work; the output from LUT0 will not get connected as an input to LUT3. This occurs only on 28-pin and 32-pin devices.

### **Work Around**

Connect LUT0 output to LUT3 input using the Event System.

Rev. A6	Rev. A7	Rev. A8
X	X	X



### 2.4 CLKCTRL - Clock Controller

### 2.4.1 PLL Status not Working as Expected

The PLL Status (PLLS) bit in the Main Clock Status (MCLKSTATUS) register will never be set to '1' if the Run Standby (RUNSTDBY) bit in PLL Control A (PLLCTRLA) register is set to '1' and no peripherals are requesting the PLL oscillator.

#### **Work Around**

None.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.5 DAC - Digital-to-Analog Converter

### 2.5.1 DAC Output Buffer Lifetime Drift

The offset of the DAC output buffer can drift over the device's lifetime if it is powered with the DAC output buffer disabled.

#### **Work Around**

Keep the DAC output buffer enabled (OUTEN in DACn.CTRLA is '1') continuously or compensate by measuring the DAC output voltage offset with the ADC and adjust the DAC data register value (DATA[9:0] in DACn.DATA) accordingly.

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.6 EVSYS - Event System

### 2.6.1 Port Pins PB[7:6] and PE[7:4] Are not Connected to the Event System

Port pins PB[7:6] and PE[7:4] are not connected to the Event System. This is true for both input and output signals into the Event System on these pins.

#### **Work Around**

None.

### **Affected Silicon Revisions**


Rev. A6	Rev. A7	Rev. A8
X	X	X


# 2.7 NVMCTRL - Nonvolatile Memory Controller

### 2.7.1 Flash Mapping Into Data Space not Working Properly

The inter-section Flash protection mechanism does not take into account the FLMAP bit field when checking if the address is in BOOT, APPCODE or APPDATA areas. It uses for comparison only the address offset between Flash start address in data space (0x8000) and the accessed address. This will cause the mirroring of the BOOT area in each Flash section selected by FLMAP (in blocks of 32 KB). Refer to the image below.







BOOT area for devices without issue

BOOT area for devices with issue

For read operations, the FLMAP bits work as documented when the Boot Read Protect (BOOTRP) bit is not enabled. For write operations, the inter-section Flash protection works properly only when FLMAP is set to  $0 \times 00$ .

#### **Work Around**

Use only store program memory (SPM) instructions to write and load program memory (LPM) instructions to read Flash memory.

#### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.7.2 Flash Multi-Page Erase Can Erase Write Protected Section

When using Flash Multi-Page Erase mode, only the first page in the selected address range is verified to be within a section that is not write-protected. If the address range includes any write-protected Application Data pages, it will erase them.

### **Work Around**

None.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

# 2.8 PORT - I/O Configuration

### 2.8.1 Digital Input on Pin Automatically Disabled When Pin Selected for Analog Input

If an input pin is selected to be analog input, the digital input function for those pins is automatically disabled.

### **Work Around**

None

Rev. A6	Rev. A7	Rev. A8
X	X	X



### 2.9 RSTCTRL - Reset Controller

### 2.9.1 BOD Registers not Reset When UPDI Is Enabled

If the UPDI is enabled, the VLMCTRL, INTCTRL, and INTFLAGS registers in BOD will not be reset by other reset sources than POR.

### **Work Around**

None

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.10 SPI - Serial Peripheral Interface

### 2.10.1 SSD Bit Must Be Set When SPIROUTE Value = NONE

When operating either SPIn module, when the PORTMUX.SPIROUTE selection is NONE, the  $\overline{SS}$  pin must be disabled (CTRLB.SSD = 1) to maintain Host mode operation.

### **Work Around**

None

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

# 2.11 TCA - 16-Bit Timer/Counter Type A

### 2.11.1 TCA1 Pinout Alternative 2 and 3 not Functional

It is not possible to configure TCA1 in PORTMUX.TCAROUTEA to use pinout alternatives 2 and 3.

### **Work Around**

Use TCA1 pinout alternative 0 or 1.

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.11.2 Restart Will Reset Counter Direction in NORMAL and FRQ Mode

When the TCA is configured to a NORMAL or FRQ mode (WGMODE in TCAn.CTRLB is ' $0 \times 0$ ' or ' $0 \times 1$ '), a RESTART command or Restart event will reset the count direction to default. The default is counting upwards.

### **Work Around**

None.

Rev. A6	Rev. A7	Rev. A8
X	X	X



### 2.12 TCB - 16-Bit Timer/Counter Type B

### 2.12.1 CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode

When the TCB is operating in 8-bit PWM mode (CNTMODE in TCBn.CTRLB is ' $0 \times 7$ '), the low and high bytes for the CCMP and CNT registers act as 16-bit registers for read and write. They cannot be read or written independently.

### **Work Around**

Use 16-bit register access. Refer to the data sheet for further information.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.13 TCD - 12-Bit Timer/Counter Type D

### 2.13.1 Asynchronous Input Events not Working When TCD Counter Prescaler Is Used

When configuring TCD to use asynchronous input events (CFG in TCDn.EVCTRLx is ' $0 \times 2$ ') and the TCD Counter Prescaler (CNTPRES in TCDn.CTRLA) is different from ' $0 \times 0$ ', events can be missed.

### **Work Around**

Use the TCD Synchronization Prescaler (SYNCPRES in TCDn.CTRLA) instead of the TCD Counter Prescaler. Alternatively, use synchronous input events (CFG in TCDn.EVCTRLx is not ' $0\times2'$ ) if the input events are longer than one CLK\_TCD\_CNT cycle.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.13.2 CMPAEN Controls All WOx for Alternative Pin Functions

When TCD alternative pins are enabled (TCD0 in PORTMUX.TCDROUTEA is not ' $0 \times 0$ '), all waveform outputs (WOx) are controlled by Compare A Enable (CMPAEN in TCDn.FAULTCTRL).

### **Work Around**

None.

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

# 2.13.3 Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used

Halting TCD and waiting for software restart (INPUTMODE in TCDn.INPUTCTRLA is '0 $\times$ 7') does not work if compare value A is 0 (CMPASET in TCDn.CMPASET is '0 $\times$ 0') or Dual Slope mode is used (WGMODE in TCDn.CTRLB is '0 $\times$ 3').

#### **Work Around**

Configure the compare value A (CMPASET in TCDn.CMPASET) to be different from 0 and do not use Dual Slope mode (WGMODE in TCDn.CTRLB is not '0x3').

Rev. A6	Rev. A7	Rev. A8
X	X	X



### 2.14 TWI - Two-Wire Interface

### 2.14.1 The Output Pin Override Does not Function as Expected

It overrides the output pin driver but not the output value when TWI is enabled. The output on the line will always be high when the value in the PORTx.OUT register is '1' for the pins corresponding to the SDA or SCL.

### **Work Around**

Ensure that the values in the PORTx.OUT register corresponding to the SCL and SDA pins are '0' before enabling the TWI.

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.14.2 The 50 ns and 300 ns SDA Hold Time Selection Bits Are Swapped

The bits corresponding to the SDA Hold Time (SDAHOLD) bit field in the TWIn.CTRLA register are swapped.

#### **Work Around**

Use the 50 ns bit field selection for the 300 ns hold time and vice versa.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.14.3 Flush Non-Functional

Issuing a Flush by writing to the FLUSH bit in TWIn.MCTRLB can cause the TWI Host to be stuck in the Unknown bus state (see BUSSTATE in TWIn.MSTATUS).

#### Work Around

Disable and re-enable the Host using the ENABLE bit in TWIn.MCTRLA. An ordinary operation does not require the use of FLUSH.

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

# 2.15 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

### 2.15.1 Open-Drain Mode Does not Work When TXD Is Configured as Output

When configured as an output, the USART TXD pin can drive the pin high regardless of whether the Open-Drain mode is enabled or not.

### **Work Around**

Configure the TXD pin as an input by writing the corresponding bit in PORTx.DIR to '0' when using Open-Drain mode.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.15.2 Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode

The Start-of-Frame Detection feature enables the USART to wake up from Standby sleep mode upon data reception. The Start-of-Frame Detector can unintentionally be triggered when the Start-



of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register is set, and the device is in Active mode. If the Receive Data (RXDATA) registers are read while receiving new data, the Receive Complete Interrupt Flag (RXCIF) in the USARTn.STATUS register is cleared. This triggers the Start-of-Frame Detector and falsely detects the next falling edge as a start bit. When the Start-of-Frame Detector detects a start condition, the frame reception is restarted, resulting in corrupt received data. Note that the USART Receive Start Interrupt Flag (RXSIF) always is '0' when in Active mode. No interrupt will be triggered.

#### **Work Around**

Disable Start-of-Frame Detection by writing '0' to the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register when the device is in Active mode. Re-enable it by writing the bit to '1' before transitioning to Standby sleep mode. This work around depends on a protocol preventing a new incoming frame when re-enabling Start-of-Frame Detection. Re-enabling Start-of-Frame Detection, while a new frame is already incoming, will result in corrupted received data.

### **Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.16 ZCD - Zero-Cross Detector

### 2.16.1 All ZCD Output Selection Bits Are Tied to the ZCD0 Bit

The Zero Cross Detector n Output (ZCDn) bits in the Pin Position (PORTMUX.ZCDROUTEA) register are tied to ZCD0. Any write to ZCD0 will be reflected in the ZCD1 and ZCD2 as well. Writing to ZCD1 and/or ZCD2 has no effect.

#### **Work Around**

Use the Event System or CCL to make the output of ZCD1 or ZCD2 available on a pin.

Rev. A6	Rev. A7	Rev. A8
X	X	X



# 3. Data Sheet Clarifications

Note the following typographic corrections and clarifications for the latest version of the device data sheet (www.microchip.com/DS40002183).

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.



# 4. Document Revision History

**Note:** The document revision is independent of the silicon revision.

# 4.1 Revision History

Doc. Rev.	Date	Comments
E	12/2023	<ul> <li>Removed data sheet clarifications:</li> <li>3.1. Features</li> <li>3.2. FUSE - Configuration and User Fuses</li> <li>3.3. RSTCTRL - Reset Controller</li> <li>3.4. TWI - Two-Wire Interface</li> <li>3.5. Electrical Characteristics - Peripheral Power Consumption</li> <li>3.6. Electrical Characteristics - Memory Programming Specifications</li> <li>3.7. Electrical Characteristics - VREF</li> <li>3.8. Electrical Characteristics - DAC</li> <li>3.9. Electrical Characteristics - ADC</li> </ul>
D	02/2022	<ul> <li>Added data sheet clarifications:         <ul> <li>3.1. Features</li> <li>3.2. FUSE - Configuration and User Fuses</li> <li>3.5. Electrical Characteristics - Peripheral Power Consumption</li> <li>3.6. Electrical Characteristics - Memory Programming</li> <li>3.7. Electrical Characteristics - VREF</li> <li>3.8. Electrical Characteristics - DAC</li> <li>3.9. Electrical Characteristics - ADC</li> </ul> </li> <li>Updated data sheet clarifications:         <ul> <li>3.3. RSTCTRL - Reset Controller</li> <li>3.4. TWI - Two-Wire Interface</li> </ul> </li> </ul>
C	10/2021	<ul> <li>Updated errata:         <ul> <li>Device: Some Reserved Fuse Bits Are '1'</li> <li>Device: CRC Check During Reset Initialization Is Not Functional</li> <li>USART: Start-of-Frame Detection Can Unintentionally Be Enabled in Active Mode When RXCIF Is '0'</li> </ul> </li> <li>Added errata:         <ul> <li>CLKCTRL: PLL Status Not Working as Expected</li> <li>DAC: DAC Output Buffer Lifetime Drift</li> </ul> </li> <li>TCD: Halting TCD and Wait for SW Restart Does Not Work if Compare Value A Is 0 or Dual Slope Mode Is Used</li> <li>TWI: Flush Nonfunctional</li> <li>Electrical Characteristics: Endurance of PFM Cell lower is than specified</li> </ul>



•••••	.contin	ued
Doc. Rev.	Date	Comments
В	11/2020	<ul> <li>Add new device revision (A8)</li> <li>Added errata:         <ul> <li>Device: Some Reserved Fuse Bits Are '1'</li> <li>Device: CRC Check During Reset Initialization Is Not Functional</li> </ul> </li> </ul>
		<ul> <li>CCL: The LINK Input Source Selection for LUT3 Is Not Functional on 28- and 32-Pin Device</li> <li>RSTCTRL: BOD Registers Not Reset When UPDI Is Enabled</li> <li>TCA: Restart Will Reset Counter Direction in NORMAL and FRQ Mode</li> <li>TCB: CCMP and CNT Registers Operate as 16-Bit Registers in 8-Bit PWM Mode</li> <li>TCD: Asynchronous Input Events Not Working When TCD Counter Prescaler Is Used</li> <li>TCD: CMPAEN Controls All WOx for Alternative Pin Functions</li> <li>USART: Start-of-Frame Detection Can Unintentionally Be Enabled in Active Mode When RXCIF Is '0'</li> <li>ZCD: All ZCD Output Selection Bits Are Tied to the ZCD0 Bit</li> </ul>
Α	04/2020	Initial document release



# **Microchip Information**

### The Microchip Website

Microchip provides online support via our website at <a href="www.microchip.com/">www.microchip.com/</a>. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

### **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

### **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
   Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

### **Legal Notice**

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure



that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.



All other trademarks mentioned herein are property of their respective companies.

© 2020-2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-3375-4

# **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Veb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Ouluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Soston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Vestborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
hicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
asca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Iovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
louston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
ndianapolis	China - Xiamen		Tel: 31-416-690399
Ioblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
ax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
lission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
aleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
lew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
an Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
anada - Toronto			Fax: 44-118-921-5820
el: 905-695-1980			
ax: 905-695-2078			