


The SOF file is located in the rtl/output_files directory and is called rc4.sof.

Everything works, including bonus.

Simulations are comprised of both quartus waveform and mpf files. The mem_shuffle module is simulated using quartus, while everything else is simulated using modelsim.

Simulations


TASK1 MODULE



Here we can see data and address increasing: $S[i] = i$

①: When we reach FF we: Disable wen and send finish signal to start other FSM

TASK2A MODULE



① After the state start goes high and down, we init the signals "shuffle_mem_handler" and "mem_select" used to indicate what RAM we communicating with

② We can see i increasing $i \leftarrow i+1$ every time we finish laping the states

③ for j it's supposed to get data from RAM but here we just use inputs

④ these two pulses indicates write enable for i and for j

⑤/⑥ Demonstrating swap operation ⑤ showing getting data from input putting it in temp_i and then as output to go to j and the same thing for ⑥ for the j signal


TASK2B MODULE

Memory_sel is used to select which memory block to communicate to:

- 1 is the working S RAM
- 2 is the ROM
- 3 is the decrypted output RAM

- Idle is the state where the FSM is checking where or not to start
- Outputs are one cycle behind the states
- Once the start signal is high, the state goes to start
 - Decrypt_mem_handler becomes high until the FSM goes to the finished state
- At the next clock edge, the state goes to increment i
 - $i = i + 1$, everything else is off
- At the next clock edges, the state goes to setup_read_i, read_i, and sample_i respectively
 - These states are used for retrieving $s[i]$ from memory
 - For these states, address is assigned to i and memory_sel is assigned to 1
 - temp_i is assigned to q_data at the sample_i state and stores the read value $s[i]$
- At the next clock edge, the state goes to add_to_j
 - $j = j + s[i]$ (temp_i), everything else is off
- At the next clock edges, the clock goes to setup_read_j, read_j, and sample_j respectively
 - These states are used for retrieving $s[j]$ from memory

- For these states, address is assigned to j and memory_sel is assigned to 1
- temp_j is assigned to a_data at the sample_j state and stores the read value s[j]




- At the next clock edge, the state goes to write_to_i
 - $s[i] = \text{temp}_j$
 - Memory_sel = 1
 - The address signal becomes i, the data signal becomes temp_j, and the wen signal (write enable) goes high
- At the next clock edge, the state goes to write_to_j
 - $s[j] = \text{temp}_j$
 - Memory_sel = 1
 - The address signal becomes j, the data signal becomes temp_i, and the wen signal remains high
- At the next clock edges, the state goes to setup_read_sum, read_sum, and sample_sum respectively
 - These states are used for retrieving $s[(s[i]+s[j])]$ from memory
 - The address is $\text{temp}_i + \text{temp}_j$ ($s[i] + s[j]$) and memory_sel = 1 for these states
 - f is assigned to q_data at sample_sum and holds the read value $s[(s[i]+s[j])]$
- At the next clock edges, the state goes to setup_k, read_k, and sample_k respectively
 - These states are used for retrieving encrypted_output[k] from memory
 - The address is k and the memory_sel is 2 for these states
 - temp_k is assigned to q_data at sample_k and holds the read value encrypted_output[k]
- At the next clock edge, the state goes to write_output
 - Writes the decoded byte to decrypted_output[k]


- The address is k, the memory_sel is 3, the data is f XOR temp_k, and the wen is high for this state
- At the next clock edge, the state goes to finished if k has finished all its iterations. Otherwise, the state goes to increment_k
- At increment_k, the state goes to increment_i since (valid & ~others_finished) is high
 - $k = k + 1$



- When the state is write_output and we have traversed through all iterations (iterations = 1), the state becomes finished and stays at finished




- At increment_k, the state goes to finished since (valid & ~others_finished) is low



RC4_BRUTE_FORCE SIMULATION:

Port Assignments:

The state transitions are described in the order that they occur



All outputs for a specific state occur one cycle after the state arrives

- When the rst signal is high, the state goes to START


- | Signal | Value | Time |
|--------------------------------------|----------------------------------|------|
| /test_rc4_brute_force/dk | 0 | 0 ps |
| /test_rc4_brute_force/core_count | xxxxxxxx | 0 ps |
| /test_rc4_brute_force/counter | 00000000000000000000000000000001 | 0 ps |
| /test_rc4_brute_force/finish_decrypt | 1 | 0 ps |
| /test_rc4_brute_force/init_val | xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 ps |
| /test_rc4_brute_force/reset_pulse | 0 | 0 ps |
| /test_rc4_brute_force/rst | 0 | 0 ps |
| /test_rc4_brute_force/solved | 1 | 0 ps |
| /test_rc4_brute_force/solved_counter | 00000000000000000000000000000001 | 0 ps |
| /test_rc4_brute_force/stop_all | x | 0 ps |
| /test_rc4_brute_force/valid | 1 | 0 ps |
| /test_rc4_brute_force/DUT/state | 110 | 0 ps |
-
- Timing diagram showing signals over 200,000 ps. A vertical yellow line marks the current time at 210,000 ps. The diagram shows various digital signals including clock (dk), counter, state, and control signals like reset_pulse and stop_all.

```
15 // State definitions
16 localparam START      = 3'b000;
17 localparam CHECK_FINISH = 3'b001;
18 localparam CHECK_VALID = 3'b010;
19 localparam CHECK_STOP  = 3'b011;
20 localparam INCREMENT   = 3'b100;
21 localparam FINISH      = 3'b101;
22 localparam CRACKED     = 3'b110;
```


```
rc4_brute_force DUT (
    .clk(clk),
    .rst(rst),
    .valid(valid),
    .init_val(0),
    .core_count(1),
    .finish_decrypt(finish_decrypt),
    .stop_all(stop_all),
    .reset_pulse(reset_pulse),
    .solved(solved),
    .counter(counter),
    .solved_counter(solved_counter)
);
```

Signal Tap:

MEM_init (task1)




MEM_shuffle (task2a)




MEM_decrypt (task2b)

The states go in order as they were listed above and have the same outputs as described in the simulations

- When the state is a setup_read, read, or sample_state, the address signal takes in the address we want to read from
- When the state is a write state, the wen signal goes high and the data changes to the value we want to write to memory (address becomes where we want to write to)
- Memory_sel is 2 during the setup_k, read_k, and sample_k, states and 3 during the write_output state



RC4_brute_force (task3)



states:

START : 0
 Check_finish : 1
 Check_valid : 2
 Check_stop : 3
 Increment : 4
 Finish : 5
 CRACKED : 6

Tagging btwn start and
 check finish cause we have not
 done decoding with current KEY yet

① Once we received signal
 we start decrypting

② valid is low (\Rightarrow) key is incorrect \Rightarrow increment

③ we have 4 cores, so next key for
 this core is $0402F8 + 4 = 0402FC$

④ send a system-wide reset to start over with new Key