
The SOF file is located int rtl/output_files directory and is called rc4.sof.

Everything works, including bonus.


Simulations are comprised of both quartus waveform and mpf files. The mem_shuffle module is simulated using quartus, while everything else is simulated using modelsim.

Simulations

TASK1 MODULE



TASK2A MODULE




TASK2B MODULE

Memory sel is used to select which memory block to communicate to:


- 1 is the working S RAM
- 2 is the ROM
- 3 is the decrypted output RAM
- Idle is the state where the FSM is checking where or not to start
- Outputs are one cycle behind the states
- Once the start signal is high, the state goes to start
 - Decrypt_mem_handler becomes high until the FSM goes to the finished state
- At the next clock edge, the state goes to increment i
 - \circ i = i + 1, everything else is off
- At the next clock edges, the state goes to setup_read_i, read_i, and sample_i
 respectively
 - These states are used for retrieving s[i] from memory
 - For these states, address is assigned to i and memory_sel is assigned to 1
 - temp_i is assigned to q_data at the sample_i state and stores the read value s[i]
- At the next clock edge, the state goes to add to j
 - j = j + s[i] (temp_i), everything else is off
- At the next clock edges, the clock goes to setup_read_j, read_j, and sample_j
 respectively
 - These states are used for retrieving s[j] from memory

- For these states, address is assigned to j and memory_sel is assigned to 1
- temp_j is assigned to a_data at the sample_j state and stores the read value s[j]




- At the next clock edge, the state goes to write_to_i
 - o s[i] = temp_j
 - Memory_sel = 1
 - The address signal becomes i, the data signal becomes temp_j, and the wen signal (write enable) goes high
- At the next clock edge, the state goes to write_to_j
 - o s[j] = temp_j
 - Memory sel = 1
 - The address signal becomes j, the data signal becomes temp_i, and the wen signal remains high
- At the next clock edges, the state goes to setup_read_sum, read_sum, and sample_sum respectively
 - These states are used for retrieving s[(s[i]+s[j])] from memory
 - The address is temp_i + temp_j (s[i] + s[j]) and memory_sel = 1 for these states
 - f is assigned to q data at sample sum and holds the read value s[(s[i]+s[i])]
- At the next clock edges, the state goes to setup_k, read_k, and sample_k respectively
 - These states are used for retrieving encrypted output[k] from memory
 - The address is k and the memory_sel is 2 for these states
 - temp_k is assigned to q_data at sample_k and holds the read value encrypted output[k]
- At the next clock edge, the state goes to write_output
 - Writes the decoded byte to decrypted output[k]

- The address is k, the memory_sel is 3, the data is f XOR temp_k, and the wen is high for this state
- At the next clock edge, the state goes to finished if k has finished all its iterations.
 Otherwise, the state goes to increment_k
- At increment_k, the state goes to increment_i since (valid & ~others_finished) is high
 - \circ k = k + 1



When the state is write_output and we have traversed through all iterations (iterations =
 1), the state becomes finished and stays at finished




• At increment k, the state goes to finished since (valid & ~others finished) is low

+- /test_mem_decrypt/q_data	00000001	00000001
/test_mem_decrypt/clk	1	
/test_mem_decrypt/reset	0	
/ /test_mem_decrypt/start	1	
Outputs		(Outputs)
	00000000	0 100000000
test_mem_decrypt/data	00000000	00000000
//test_mem_decrypt/wen	0	
+- /test_mem_decrypt/memory_sel	00	01 10 11 00
	1	
// /test_mem_decrypt/decrypt_mem_handler	0	
=		(Internal Signals)
🛓 -🔷 /test_mem_decrypt/DUT/i	00000001	00000001
📥 🥎 /test_mem_decrypt/DUT/j	00000001	00000001
🙀 🥎 /test_mem_decrypt/DUT/k	000001	000000 000001
🙀 🥎 /test_mem_decrypt/DUT/temp_i	00000001	00000001
<pre></pre>	00000001	00000001
🙀 🥎 /test_mem_decrypt/DUT/temp_k	00000001	00000001
🖶 🔷 /test_mem_decrypt/DUT/f	00000001	00000001
	1	
└-�️ /test_mem_decrypt/DUT/other_finished	St1	
■-♦ STATE		(STATE)
/test_mem_decrypt/DUT/state	finished	s read k sample k write output increment k finished
// /test_mem_decrypt/DUT/next_state	finished	r sample k write output increment k finished

RC4_BRUTE_FORCE SIMULATION:

Port Assignments:


The state transitions are described in the order that they occur



All outputs for a specific state occur one cycle after the state arrives

When the rst signal is high, the state goes to START

- The counter signal is initialized to init_val, which is set as 0
- reset_pulse, solved, and solved_counter are all set to 0 as well
- At the next clock edge (rst is low), the state goes to CHECK_FINISH
- Since finish decrypt is low, the state goes from CHECK FINISH to START
- At the next clock edge, the state goes to CHECK_FINISH
- Since finish_decrypt is high this time, the state goes from CHECK_FINISH to CHECK_VALID
- Since the valid signal is low, the state goes from CHECK VALID to INCREMENT
 - At increment, counter is assigned to counter + core_count, where core_count is 1
 - The reset pulse signal is set to high
- At the next clock edge, the state goes to FINISH
- At the next clock edge, the state goes to START
 - The reset_pulse signal is grounded
- After a few clock_edges, the state goes back to CHECK_VALID
- Since the valid signal is high, the state goes to CHECK_STOP
- Since the stop_all signal is low, the state goes to CRACKED
 - solved counter is assigned to be the counter signal
- The rst signal is toggled and the state goes back to CHECK_STOP after a few clock edges
- Since the stop_all signal is high, the state goes back to START



State Encodings:


```
// State definitions
localparam START = 3'b000;
localparam CHECK_FINISH = 3'b001;
localparam CHECK_VALID = 3'b010;
localparam CHECK_STOP = 3'b011;
localparam INCREMENT = 3'b100;
localparam FINISH = 3'b101;
localparam CRACKED = 3'b110;
```

Signal Tap:

MEM_init (task1)




MEM_shuffle (task2a)



MEM_decrypt (task2b)

The states go in order as they were listed above and have the same outputs as described in the simulations

- When the state is a setup_read, read, or sample_state, the address signal takes in the address we want to read from
- When the state is a write state, the wen signal goes high and the data changes to the value we want to write to memory (address becomes where we want to write to)
- Memory_sel is 2 during the setup_k, read_k, and sample_k, states and 3 during the write_output state



RC4_brute_force (task3)

