VHDL LAB #6

Rachel Ruddy - 261162987 Natasha Lawford - 261178596 Rachel Bunsick - 261159677

I. Executive Summary:

In this lab, we created a sequence detector to detect the instance of the 4-bit patterns "0010" and "1011" from a given input sequence of 1 bit numbers. The sequence detector utilizes two FSMs, one to detect the former pattern and one to detect the latter pattern. In the next part, we combined the logic of the sequence detector with a counter to keep track of the number of times that a given sequence occurred following each instance. Finally, we used the clock divider we created in Lab #5 to read and count the sequence from a ROM file by reading one bit every one second.

Sequence Detector Code:

```
Tibrary IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
          □entity rachel_ruddy_FSM is
                 Port (seq : in std_logic;
enable : in std_logic;
reset : in std_logic;
clk : in std_logic;
  8
                                out_1 : out std_logic;
out_2 : out std_logic);
 10
11
           end rachel_ruddy_FSM;
12
13
14
          □architecture behavioral of rachel_ruddy_FSM is
15
                     -- States for FSM detecting "1011"
type fsm1_state_type is (S0, S1, S2, S3, S4);
signal fsm1_state, fsm1_next_state : fsm1_state_type;
18
19
20
21
                     -- States for FSM detecting "0010"
type fsm2_state_type is (T0, T1, T2, T3, T4);
signal fsm2_state, fsm2_next_state : fsm2_state_type;
22
 24
          egin
process(clk, reset)
begin
   if reset = '1' then
      fsm1_state <= 50;
      fsm2_state <= T0;|
elsif rising_edge(clk) then
      if enable = '1' then
           fsm1_state <= fsm1_next_state;
           fsm2_state <= fsm2_next_state;
else</pre>
25
          26
27
28
         29
30
31
32
33
34
          Ī
                                      else
                                           fsm1_state <= fsm1_state;
fsm2_state <= fsm2_state;
 35
36
37
                                end if;
end if;
38
                         end process;
39
40
41
                          -- FSM 1 Behavior
42
          ᆸ
                          process (fsm1_state, seq)
                          begin
          gnn
out_1 <= '0';
case fsm1_state is
    when s0 =>
    if seq = '1' then
44
45
46
47
         1010
                                                       fsm1_next_state <= S1;
48
                                              else
fsm1_next_state <= S0;
```

```
end if;
 51
52
53
54
55
                       when S1 =>
       上日上日
                            if seq = '0' then
                                fsm1_next_state <= S2;
 56
57
                                 fsm1_next_state <= S1;
                       end if;
when S2 =>
       ļ
 58
                            if seq = '1' then
 59
 60
                                fsm1_next_state <= S3;
 61
                            else
                            fsm1_next_state <= S0;
end if;
 62
       1-10-10
 63
                       when s3 =>
 64
                           if seq = '1' then
 65
 66
                                 fsm1_next_state <= S4;
 67
                            else
 68
                                 fsm1_next_state <= S2;
                            end if;
 69
70
71
72
73
74
75
76
77
78
       [
                       when s4 =>
                           if seq = '1' then
    fsm1_next_state <= S1;
    out_1 <= '1';</pre>
                            else
                                fsm1_next_state <= S2;
out_1 <= '1';
                       end if;
when others =>
 79
                            fsm1_next_state <= S0;
                  end case;
 80
             end process;
 81
 82
 83
84
85
             -- FSM 2 Behavior
                process (fsm2_state, seq)
begin
                   out_2 <= 'O';
case fsm2_state is
 86
87
       ₽
 88
                       when T0 =>
       10十0
                            if seq = '0' then
 89
 90
                                fsm2_next_state <= T1;
                            else
 91
                                 fsm2_next_state <= T0;
 92
                            end if;
 93
 94
                       when T1 =>
                            if seq = '0' then
       95
 96
       F
                                fsm2_next_state <= T2;
 97
                                fsm2_next_state <= T0;
 98
99
                             end if:
100
                        when T2 =>
       占占
                             if seq = '1' then
101
102
                                  fsm2_next_state <= T3;
103
                                  fsm2_next_state <= T2;
104
                             end if;
105
106
                        when T3 =>
       占占
                             if seq = '0' then
107
108
                                  fsm2_next_state <= T4;
109
                                  fsm2_next_state <= T1;
110
                             end if;
111
112
                        when T4 =>
113
                             if seq = '1' then
       ₽
                                  fsm2_next_state <= T0;
out_2 <= '1';
114
       1
115
116
                             else
                                  fsm2_next_state <= T2;
out_2 <= '1';
117
118
                             end if;
119
                        when_others =>
120
121
                             fsm2_next_state <= T0;
122
123
              end process;
124
125
        end behavioral;
```

The sequence detector code defines a new type of variables of state type to represent each of the five states for our two FSMs. First, we create a clock process which is triggered at the change of the clock input or reset input. We hand the reset case and additionally change the state of the FSM on the rising edge of the clock. Then, based on the state diagrams attached below the testbench, the logic for the state transitions along with the output is used in a process which is triggered when the state is changed.

Sequence Detector Testbench:


```
library IEEE;
        use IEEE STD_LOGIC_1164 ALL:
 2
 3
       use IEEE.NUMERIC_STD.ALL;
 5
     □entity FSM_tb is
 6
       end FSM_tb;
 8
     □architecture behavioral of FSM_tb is
 9
     ᆸ
10
           component rachel_ruddy_FSM
11
               Port (seq
                              : in std_logic;
     12
                  enable : in std_logic;
13
                  reset : in std_logic;
14
                  c1k
                           : in std_logic;
                         : out std_logic;
: out std_logic);
15
                  out_1
16
                  out_2
17
           end component;
18
           signal seq_tb : std_logic := '0';
signal enable_tb : std_logic := '0';
signal reset_tb : std_logic := '0';
19
20
21
           signal clk_tb : std_logic := '0';
signal out_1tb : std_logic := '0';
22
23
           signal out_2tb : std_logic := '0';
24
25
26
           constant clk_period : time := 10 ns;
27
28
           begin
29
           uut: rachel_ruddy_FSM
30
31
               port map (
32
                      seq => seq_tb,
33
                      enable => enable_tb,
                      reset => reset_tb,
34
35
                      clk => clk_tb,
36
                      out_1 => out_1tb,
                      out_2 => out_2tb
37
38
39
     \Box
40
           clk_process: process
41
           begin
               while true loop
clk_tb <= '0';
42
43
                  wait for clk_period / 2;
44
45
                  clk_tb <=
46
                  wait for clk_period / 2;
47
               end loop;
48
           end process;
```

```
ڧ
           stimulus_process: process
51
           begin
52
53
           -- initialize
           reset_tb <= '0';
54
55
           wait for clk_period * 2;
56
57
           reset_tb <= '1';
wait for clk_period * 2;</pre>
58
59
60
           -- enable FSM
enable_tb <= '1';</pre>
61
62
           wait for clk_period * 2;
63
           seq_tb <= '0';
64
65
           wait for clk_period * 2;
66
           seq_tb <= '0';
67
68
           wait for clk_period * 2;
69
           seq_tb <= '1';
wait for clk_period * 2;</pre>
70
71
72
73
           seq_tb <= '0';
74
           wait for clk_period * 2;
75
76
77
           seq_tb <= '1';
wait for clk_period * 2;</pre>
78
79
           seq_tb <= '1';
80
           wait for clk_period * 2;
81
           seq_tb <= '0';
wait for clk_period * 2;</pre>
82
83
84
85
           seq_tb <= '1';
           wait for clk_period * 2;
86
87
88
           seq_tb <= '0';
89
           wait for clk_period * 2;
90
91
           seq_tb <= '1';
92
           wait for clk_period * 2;
93
           seq_tb <= '1';
wait for clk_period * 2;</pre>
94
95
96
97
           sea tb <= '0':
```

```
97
           seq_tb <= '0';
 98
           wait for clk_period * 2;
99
           seq_tb <= '1';
wait for clk_period * 2;</pre>
100
101
102
103
           seq_tb <= '1';
           wait for clk_period * 2;
104
105
106
           seq_tb <= '0';
107
           wait for clk_period * 2;
108
           -- try reset
reset_tb <= '1';</pre>
109
110
           wait for clk_period * 2;
111
112
           seq_tb <= '0';
113
           wait for clk_period * 2;
114
115
           seq_tb <= '0';
116
117
           wait for clk_period * 2;
118
119
           seq_tb <= '1';
120
           wait for clk_period * 2;
121
122
           seq_tb <= '0';
           wait for clk_period * 2;
123
124
           seq_tb <= '0';
125
126
           wait for clk_period * 2;
127
128
           wait for clk_period * 20;
129
130
           wait:
131
           end process;
132
      Lend behavioral;
133
134
```

The sequence detector testbench tests exhaustively the functionality of the detector by feeding it a specific input sequence to confirm that each state transition occurs as expected and that the expected output matches the functionality. Additionally, the reset and enable functions are tested to ensure that the behavior is what we expect.

State Diagrams for FSMs:



Above are the state diagrams for each sequence.

Sequence counter:

```
| Tibrary IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
         □entity rachel_ruddy_seguence_detector is
   6
7
                 Port (seq : in std_logic;
  enable: in std_logic;
                      reset : in std_logic;
clk : in std_logic;
cnt_1 : out std_logic_vector(2 downto 0); -- Count for "1011"
cnt_2 : out std_logic_vector(2 downto 0) -- Count for "0010"
 8
9
10
11
12
13
            end rachel_ruddy_sequence_detector;
 14
15
16
17
         □Architecture Behavioral of rachel_ruddy_sequence_detector is
                 component rachel_ruddy_FSM is
                            t (seq : in std_logic;
enable : in std_logic;
18
19
20
21
22
23
24
25
26
27
28
29
30
                            reset : in std_logic;
clk : in std_logic;
                                       : out std_logic;
: out std_logic);
                            out_1
out_2
                 end component;
                 signal out_1, out_2: std_logic := '0';
signal count_1, count_2: unsigned(2 downto 0) := "000";
31
32
33
34
35
36
37
38
39
40
41
42
43
                 FSM_inst: rachel_ruddy_FSM -- instantiate the sequence detector
                       Port map (seq => seq,
enable => enable,
reset => reset,
clk => clk,
out_1 => out_1,
out_2 => out_2
                 Process (clk, reset)
                       begin
                            If reset = '0' then --overrides everything:
    count_2 <= "000"; --reset both counts to 0
    count_2 <= "000";</pre>
45
         elsif rising_edge(clk) then -- if not reset, then check to see what happens on rising edge
                                 If enable = '1' then --if enable is on and sequence detected, add 1 to count(s)
   if out_1 = '1' then
        count_1 <= count_1 + 1;</pre>
46
47
48
49
50
51
52
53
54
55
        1
                                      count_1 <= count_1 +
end if;
If out_2 = '1' then
count_2 <= count_2 + 1;
end if;</pre>
                           end if;
end if;
                 end process;
56
57
58
59
                      cnt_1 <= std_logic_vector(count_1);
cnt_2 <= std_logic_vector(count_2);</pre>
         Lend Behavioral;
```

The sequence counter instantiates the FSM to detect the two given sequences from an output bit, but it additionally keeps track of the number of times that each output for the sequences has been 1.

Sequence counter testbench:

```
Tibrary IEEE;
        use IEEE.STD_LOGIC_1164.ALL;
 2
 3
        use IEEE.NUMERIC_STD.ALL;
 4
 5
      ⊟entity counter_tb is
       end counter_tb;
 6
 8
      □architecture behavioral of counter_tb is
 9
10
            component rachel_ruddy_sequence_detector
      Ė
                                : in std_logic;
11
      Port (seq
                    enable : in std_logic;
12
13
                    reset : in std_logic;
                              : in std_logic;
14
                    c1k
                    cnt_1 : out std_logic;
cnt_2 : out std_logic);
                    cnt_1
15
16
17
            end component;
18
            signal seq_tb : std_logic := '0';
signal enable_tb : std_logic := '0';
signal reset_tb : std_logic := '0';
signal clk_tb : std_logic := '0';
signal cnt_1tb : std_logic := '0';
signal cnt_2tb : std_logic := '0';
19
20
21
22
23
24
25
26
            constant clk_period : time := 10 ns;
27
28
29
            begin
30
            uut: rachel_ruddy_sequence_detector
31
      port map (
                        seq => seq_tb,
32
33
                         enable => enable_tb.
34
                        reset => reset_tb,
35
                        clk => clk_tb,
                        cnt_1 => cnt_1tb,
out_2 => cnt_2tb
36
37
38
                    );
39
40
      ㅂ
            clk_process: process
41
      begin
                while true loop
clk_tb <= '0';
42
43
                    wait for clk_period / 2;
clk_tb <= '1';</pre>
44
45
46
                    wait for clk_period / 2;
47
                 end loop;
48
            end process;
49
      50
            stimulus_process: process
51
            begin
52
53
            -- initialize
```

```
reset_tb <= '1';
wait for clk_period * 2;</pre>
 55
 56
           report "Starting stimulus process" severity note;
 57
           reset_tb <= '0';
 58
           wait for clk_period * 2;
 59
 60
 61
           reset_tb <= '1';
 62
           wait for clk_period * 2;
 63
 64
           -- enable FSM
enable_tb <= '1';</pre>
 65
 66
           wait for clk_period * 2;
 67
 68
 69
           -- sequence: 1011001001010
      70
           -- cnt1 : 1011
        -- cnt2 : 0010
 71
           seq_tb <= '1';
wait for clk_period * 2;</pre>
 72
73
 74
           seq_tb <= '0';
 75
           wait for clk_period * 2;
 76
 77
 78
           seq_tb <= '1';
 79
           wait for clk_period * 2;
 80
 81
           seq_tb <= '1'; -- sequence 1 detected- cnt_1 = 001</pre>
 82
           wait for clk_period * 2;
 83
           seq_tb <= '0';
 84
 85
           wait for clk_period * 2;
 86
           seq_tb <= '0';
 87
           wait for clk_period * 2;
 88
 89
           seq_tb <= '1';
 90
 91
           wait for clk_period * 2;
 92
           seq_tb <= '0':
 93
           wait for clk_period * 2; -- sequence 2 detected- cnt_2 = 001
 94
 95
 96
           seq_tb <= '0';
 97
           wait for clk_period * 2;
 98
 99
        seq_tb <= '1';
100
           wait for clk_period * 2;
101
102
           seq_tb <= '0'; -- sequence 2 detected again - cnt_2 = 010</pre>
103
           wait for clk_period * 2;
104
105
           --reset test! cnt_1 = 0, cnt_2 = 0
```

```
--reset test! cnt_1 = 0, cnt_2 = 0
105
106
107
           reset_tb <= '0';
           wait for clk_period * 2;
108
109
           reset_tb <= '1';
wait for clk_period * 2;</pre>
110
111
           -- finished reset test
112
113
       -- Last sequence: 001011011
114
115
           seq_tb <= '0';
116
           wait for clk_period * 2;
117
118
119
           seq_tb <= '0':
120
           wait for clk_period * 2;
121
122
           seq_tb <= '1';
123
124
           wait for clk_period * 2;
125
           seq_tb <= '0';
126
           wait for clk_period * 2; -- sequence 2 detected cnt_2 = 001
127
128
           seq_tb <= '1';
129
           wait for clk_period * 2;
130
131
           seq_tb <= '1':
132
           wait for clk_period * 2; -- sequence 1 detected cnt_1 = 001
133
134
           seq_tb <= '0';
135
           wait for clk_period * 2;
136
           seq_tb <= '1';
137
           wait for clk_period * 2;
138
139
           seq_tb <= '1';
140
           wait for clk_period * 2; -- sequence 1 detected cnt_1 = 010
141
142
           wait for clk_period * 20;
143
144
           wait;
145
           end process;
146
      Lend behavioral;
147
148
```

The sequence counter testbench iterates through different edge cases to observe the behavior of the sequence detector depending on the reset and enable. The same sequence of input bits is used from the sequence detector testbench, however we are also able to check to see whether the counter is functioning as expected.

Wrapper Code:

```
Nibrary IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  3
           use IEEE.NUMERIC_STD.ALL;
  5
        □entity rachel_ruddy_wrapper is
                                     : in std_logic;
: in std_logic;
: out std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0));
                Port (reset
                         c1k
  8
                         HEX0
  9
                         HEX5
 10
          end rachel_ruddy_wrapper;
11
        □architecture behavior of rachel_ruddy_wrapper is
 12
13
 14
        ᆸ
                component ROM is
15
16
        port(
                      clk : in std_logic;
                      reset : in std_logic;
data : out std_logic);
 17
 18
 19
20
                end component;
 21
22
        ᆸ
                component seven_segment_decoder is
 23
24
25
26
                                (code : in std_logic_vector (3 downto 0);
segments_out: out std_logic_vector(6 downto 0));
        Port
                end component;
 27
28
29
30
        component rachel_ruddy_sequence_detector is
   Port (seq : in std_logic;
        enable: in std_logic;
        31
                              reset : in std_logic;
                              clk : in std_logic;
cnt_1 : out std_logic_vector(2 downto 0); -- Count for "1011"
cnt_2 : out std_logic_vector(2 downto 0) -- Count for "0010"
 32
 33
 34
 35
                         );
 36
                end component;
 37
 38
 39
                component rachel_ruddy_clock_divider is
        \dot{\Box}
                    port (enable : in std_logic;
    reset : in std_logic;
    clk : in std_logic;
 40
        41
 42
 43
                         en_out : out std_logic);
 44
                end component;
 45
               signal enable : std_logic := '1';
signal clk2 : std_logic := '0';
signal data : std_logic := '0';
signal cnt 1 : std logic vector(2 downto 0):
 46
 47
 48
49
```

```
signal cnt_2 : std_logic_vector(2 downto 0);
signal u_cnt_1 : unsigned(3 downto 0);
signal nu_cnt_2 : unsigned(3 downto 0);
signal new_cnt_1 : std_logic_vector(3 downto 0) := "0000";
signal new_cnt_2 : std_logic_vector(3 downto 0) := "0000";
signal new_cnt_2 : std_logic_vector(6 downto 0);
signal decoded_cnt1 : std_logic_vector(6 downto 0);
signal decoded_cnt2 : std_logic_vector(6 downto 0);

begin

il: rachel_ruddy_clock_divider port map (enable, reset, clk, clk2);
i2: ROM port map (clk2, reset, data);
i3: rachel_ruddy_sequence_detector port map (data, enable, reset, clk2, cnt_1, cnt_2);

u_cnt_1 <= '0' & unsigned(cnt_1);
new_cnt_1 <= std_logic_vector(u_cnt_1);
u_cnt_2 <= '0' & unsigned(cnt_2);
new_cnt_2 <= std_logic_vector(u_cnt_2);

i4: seven_segment_decoder port map (new_cnt_1, decoded_cnt1);
i5: seven_segment_decoder port map (new_cnt_2, decoded_cnt2);

HEXO <= decoded_cnt1;
HEXO <= decoded_cnt2;
end behavior;

end behavior;</pre>
```

The wrapper code instantiates the clock divider from Lab #5 and the output is used as the clock for both the ROM instance and the sequence detector instance. The sequence detector reads the output of the ROM as its input and detects the given sequences. Then, the count of the number of occurrences is mapped to 2 different seven-segment decoders so that they can be displayed on the board.

Wrapper Testbench:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
       □entity wrapper_tb is
        end wrapper_tb;
       □architecture behavioral of wrapper_tb is
 10
               component rachel_ruddy_wrapper is
                   Port (reset : in std_logic;
clk : in std_logic;
11
       12
                                         : out std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0));
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
                            HEX0
                            HEX5
               end component;
              signal reset_tb : std_logic := '0';
signal clk_tb : std_logic := '0';
signal HEXO_tb : std_logic_vector(6 downto 0);
signal HEX5_tb : std_logic_vector(6 downto 0);
               constant clk_period : time := 10 ns;
               uut: rachel_ruddy_wrapper
                   port map (
          reset => reset_tb,
       ᆸ
                            clk => clk_tb,
HEXO => HEXO_tb,
HEX5 => HEX5_tb
31
32
33
34
35
36
37
38
39
40
               clk_process: process
              wait for clk_period / 2;
41
42
43
                   end loop:
               end process;
44
45
46
47
       stimulus_process: process
                   reset_tb <= '0';
wait until rising_edge(clk_tb);</pre>
48
49
50
                   reset_tb <= '1';
                   wait until rising_edge(clk_tb);
51
52
53
                   wait for 300 sec;
54
55
                   wait;
56
              end process;
58
          end behavioral;
```

The wrapper testbench allows the wrapper instance to run for 300 seconds to observe its behavior as the data from the ROM file is read.

II. Questions:


1. Why is it better to use two FSMs, rather than one, in the implementation of the sequence detector from Section 4?

If we were to use only one FSM to detect both sequences, it would be extremely difficult to determine different state transitions since we only have one input variable, and since the sequences are not the same, receiving 1 vs 0 will lead to conflicting states.

2. Report the number of pins and logic modules used to fit your design on the FPGA board

Flow Status	Successful - Mon Dec 09 16:30:51 2024
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	rachelLab6
Top-level Entity Name	rachel_ruddy_wrapper
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	51 / 32,070 (< 1 %)
Total registers	51
Total pins	16 / 457 (4 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0/87(0%)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0/6(0%)
Total DLLs	0/4(0%)

III. Schematics and simulation results (and explanations/labels of figures/important points on the simulation plots) Sequence Detector Waveform:



IV. Conclusions:

This lab introduced us to the concept of incorporating FSMs to create circuits which have both combinational and sequential elements. When approaching a more complex problem like this, it is important to make sure that you understand the logic and state transitions before implementation to reduce the amount of time spent debugging. Additionally, it is important to consider the efficiency of how you set up each FSM to reduce the complexity of your design.