

# Platform Flash In-System Programmable Configuration PROMs

DS123 (v2.13.1) April 3, 2008

**Product Specification** 

#### **Features**

- In-System Programmable PROMs for Configuration of Xilinx<sup>®</sup> FPGAs
- Low-Power Advanced CMOS NOR Flash Process
- Endurance of 20,000 Program/Erase Cycles
- Operation over Full Industrial Temperature Range (-40°C to +85°C)
- IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing
- JTAG Command Initiation of Standard FPGA Configuration
- Cascadable for Storing Longer or Multiple Bitstreams
- Dedicated Boundary-Scan (JTAG) I/O Power Supply (V<sub>CCJ</sub>)
- I/O Pins Compatible with Voltage Levels Ranging From 1.5V to 3.3V
- Design Support Using the Xilinx Alliance ISE<sup>®</sup> and Foundation™ ISE Series Software Packages

- XCF01S/XCF02S/XCF04S
  - ♦ 3.3V Supply Voltage
  - Serial FPGA Configuration Interface (up to 33 MHz)
  - Available in Small-Footprint VO20 and VOG20 Packages
- XCF08P/XCF16P/XCF32P
  - ♦ 1.8V Supply Voltage
  - Serial or Parallel FPGA Configuration Interface (up to 33 MHz)
  - Available in Small-Footprint VO48, VOG48, FS48, and FSG48 Packages
  - Design Revision Technology Enables Storing and Accessing Multiple Design Revisions for Configuration
  - Built-In Data Decompressor Compatible with Xilinx Advanced Compression Technology

# **Description**

Xilinx introduces the Platform Flash series of in-system programmable configuration PROMs. Available in 1 to 32 Megabit (Mbit) densities, these PROMs provide an easy-to-use, cost-effective, and reprogrammable method for storing large Xilinx FPGA configuration bitstreams. The Platform Flash PROM series includes both the 3.3V XCFxxS PROM and the 1.8V XCFxxP PROM. The XCFxxS version includes 4-Mbit, 2-Mbit, and 1-Mbit PROMs that support Master

Serial and Slave Serial FPGA configuration modes (Figure 1, page 2). The XCFxxP version includes 32-Mbit, 16-Mbit, and 8-Mbit PROMs that support Master Serial, Slave Serial, Master SelectMAP, and Slave SelectMAP FPGA configuration modes (Figure 2, page 2). A summary of the Platform Flash PROM family members and supported features is shown in Table 1.

Table 1: Platform Flash PROM Features

Device	Density	V <sub>CCINT</sub>	V <sub>CCO</sub> Range	V <sub>CCJ</sub> Range	Packages	Program In-system via JTAG	Serial Config.	Parallel Config.	Design Revisioning	Compression
XCF01S	1 Mbit	3.3V	1.8V - 3.3V	2.5V - 3.3V	VO20/VOG20	✓	✓			
XCF02S	2 Mbit	3.3V	1.8V - 3.3V	2.5V - 3.3V	VO20/VOG20	✓	✓			
XCF04S	4 Mbit	3.3V	1.8V - 3.3V	2.5V - 3.3V	VO20/VOG20	✓	✓			
XCF08P	8 Mbit	1.8V	1.5V – 3.3V	2.5V - 3.3V	VO48/VOG48 FS48/FSG48	✓	✓	<b>✓</b>	✓	✓
XCF16P	16 Mbit	1.8V	1.5V – 3.3V	2.5V - 3.3V	VO48/VOG48 FS48/FSG48	✓	✓	<b>✓</b>	✓	✓
XCF32P	32 Mbit	1.8V	1.5V – 3.3V	2.5V - 3.3V	VO48/VOG48 FS48/FSG48	✓	<b>✓</b>	<b>✓</b>	✓	✓

© 2003–2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.




Figure 1: XCFxxS Platform Flash PROM Block Diagram




Figure 2: XCFxxP Platform Flash PROM Block Diagram

When the FPGA is in Master Serial mode, it generates a configuration clock that <u>drives</u> the PROM. With <u>CF</u> High, a short access time after <u>CE</u> and OE are enabled, data is available on the PROM DATA (D0) pin that is connected to the FPGA DIN pin. New data is available a short access time after each rising clock edge. The FPGA generates the appropriate number of clock pulses to complete the configuration.

When the FPGA is in Slave Serial mode, the PROM and the FPGA are both clocked by an external clock source, or optionally, for the XCFxxP PROM only, the PROM can be used to drive the FPGA's configuration clock.

The XCFxxP version of the Platform Flash PROM also supports Master SelectMAP and Slave SelectMAP (or Slave Parallel) FPGA configuration modes. When the FPGA is in Master SelectMAP mode, the FPGA generates a configuration clock that drives the PROM. When the FPGA is in Slave SelectMAP Mode, either an external oscillator generates the configuration clock that drives the PROM and the FPGA, or optionally, the XCFxxP PROM can be used to drive the FPGA's configuration clock. With BUSY Low and  $\overline{\text{CF}}$  High, after  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are enabled, data is available on the PROMs DATA (D0-D7) pins. New data is available a short access time after each rising clock edge. The data is clocked into the FPGA on the following rising edge of the

CCLK. A free-running oscillator can be used in the Slave Parallel/Slave SelecMAP mode.

The XCFxxP version of the Platform Flash PROM provides additional advanced features. A built-in data decompressor supports utilizing compressed PROM files, and design revisioning allows multiple design revisions to be stored on a single PROM or stored across several PROMs. For design revisioning, external pins or internal control bits are used to select the active design revision.

Multiple Platform Flash PROM devices can be cascaded to support the larger configuration files required when targeting larger FPGA devices or targeting multiple FPGAs daisy chained together. When utilizing the advanced features for the XCFxxP Platform Flash PROM, such as design revisioning, programming files which span cascaded PROM devices can only be created for cascaded chains containing only XCFxxP PROMs. If the advanced XCFxxP features are not enabled, then the cascaded chain can include both XCFxxP and XCFxxS PROMs.

The Platform Flash PROMs are compatible with all of the existing FPGA device families. A reference list of Xilinx FPGAs and the respective compatible Platform Flash PROMs is given in Table 2, page 3. A list of Platform Flash PROMs and their capacities is given in Table 3, page 4.



**Table 2: Xilinx FPGAs and Compatible Platform Flash PROMs** 

FPGA	Configuration Bitstream	Platform Flash PROM <sup>(1)</sup>
Virtex®-5 LX FP	GAs	
XC5VLX30	8,374,016	XCF08P
XC5VLX50	12,556,672	XCF16P
XC5VLX85	21,845,632	XCF32P
XC5VLX110	29,124,608	XCF32P
XC5VLX155	41,048,064	XCF32P+XCF08P
XC5VLX220	53,139,456	XCF32P+XCF32P
XC5VLX330	79,704,832	XCF32P+XCF32P+XCF16P
Virtex-5 LXT FF	GAs	
XC5VLX20T	6,251,200	XCF08P
XC5VLX30T	9,371,136	XCF16P
XC5VLX50T	14,052,352	XCF16P
XC5VLX85T	23,341,312	XCF32P
XC5VLX110T	31,118,848	XCF32P
XC5VLX155T	43,042,304	XCF32P+XCF16P
XC5VLX220T	55,133,696	XCF32P+XCF32P
XC5VLX330T	82,696,192	XCF32P+XCF32P+XCF16P
Virtex-5 SXT FF	PGAs	
XC5VSX35T	13,349,120	XCF16P
XC5VSX50T	20,019,328	XCF32P
XC5VSX95T	35,716,096	XCF32P+XCF08P
Virtex-5 FXT FF	GAs	
XC5VFX30T	13,517,056	XCF16P
XC5VFX70T	27,025,408	XCF32P
XC5VFX100T	39,389,696	XCF32P+XCF08P
XC5VFX130T	49,234,944	XCF32P+XCF16P
XC5VFX200T	70,856,704	XCF32P+XCF32P+XCF08P
Virtex-4 LX FPG	As	
XC4VLX15	4,765,568	XCF08P
XC4VLX25	7,819,904	XCF08P
XC4VLX40	12,259,712	XCF16P
XC4VLX60	17,717,632	XCF32P
XC4VLX80	23,291,008	XCF32P
XC4VLX100	30,711,680	XCF32P
XC4VLX160	40,347,008	XCF32P+XCF08P
XC4VLX200	51,367,808	XCF32P+XCF32P
Virtex-4 FX FPG	iAs	
XC4VFX12	4,765,568	XCF08P
XC4VFX20	7,242,624	XCF08P

Table 2: Xilinx FPGAs and Compatible Platform Flash PROMs (Cont'd)

FPGA	Configuration Bitstream	Platform Flash PROM <sup>(1)</sup>				
XC4VFX40	14,936,192	XCF16P				
XC4VFX60	21,002,880	XCF32P				
XC4VFX100	33,065,408	XCF32P				
XC4VFX140	47,856,896	XCF32P+XCF16P				
Virtex-4 SX FPG	As					
XC4VSX25	9,147,648	XCF16P				
XC4VSX35	13,700,288	XCF16P				
XC4VSX55	22,749,184	XCF32P				
Virtex-II Pro X F	PGAs					
XC2VPX20	8,214,560	XCF08P				
XC2VPX70	26,098,976	XCF32P				
Virtex-II Pro FP	GAs					
XC2VP2	1,305,376	XCF02S				
XC2VP4	3,006,496	XCF04S				
XC2VP7	4,485,408	XCF08P				
XC2VP20	8,214,560	XCF08P				
XC2VP30	11,589,920	XCF16P				
XC2VP40	15,868,192	XCF16P				
XC2VP50	19,021,344	XCF32P				
XC2VP70	26,098,976	XCF32P				
XC2VP100	34,292,768	XCF32P <sup>(2)</sup>				
Virtex-II FPGAs	(3)					
XC2V40	470,048	XCF01S				
XC2V80	732,576	XCF01S				
XC2V250	1,726,880	XCF02S				
XC2V500	2,767,520	XCF04S				
XC2V1000	4,089,504	XCF04S				
XC2V1500	5,667,488	XCF08P				
XC2V2000	7,501,472	XCF08P				
XC2V3000	10,505,120	XCF16P				
XC2V4000	15,673,248	XCF16P				
XC2V6000	21,865,376	XCF32P				
XC2V8000	29,081,504	XCF32P				
Virtex-E FPGAs						
XCV50E	630,048	XCF01S				
XCV100E	863,840	XCF01S				
XCV200E	1,442,016	XCF02S				
XCV300E	1,875,648	XCF02S				
XCV400E	2,693,440	XCF04S				



Table 2: Xilinx FPGAs and Compatible Platform Flash PROMs (Cont'd)

FPGA	Configuration Bitstream	Platform Flash PROM <sup>(1)</sup>	
XCV405E	3,430,400	XCF04S	
XCV600E	3,961,632	XCF04S	
XCV812E	6,519,648	XCF08P	
XCV1000E	6,587,520	XCF08P	
XCV1600E	8,308,992	XCF08P	
XCV2000E	10,159,648	XCF16P	
XCV2600E	12,922,336	XCF16P	
XCV3200E	16,283,712	XCF16P	
Virtex FPGAs			
XCV50	559,200	XCF01S	
XCV100	781,216	XCF01S	
XCV150	1,040,096	XCF01S	
XCV200	1,335,840	XCF02S	
XCV300	1,751,808	XCF02S	
XCV400	2,546,048	XCF04S	
XCV600	3,607,968	XCF04S	
XCV800	4,715,616	XCF08P	
XCV1000	6,127,744	XCF08P	
Spartan <sup>®</sup> -3A F	PGAs		
XC3S50A	437,312	XCF01S	
XC3S200A	1,196,128	XCF02S	
XC3S400A	1,886,560	XCF02S	
XC3S700A	2,732,640	XCF04S	
XC3S1400A	4,755,296	XCF08P	
Spartan-3A DS	P FPGAs		
XC3SD1800A	8,197,280	XCF08P	
XC3SD3400A	11,718,304	XCF16P	
Spartan-3E FP	GAs		
XC3S100E	581,344	XCF01S	
XC3S250E	1,353,728	XCF02S	
XC3S500E	2,270,208	XCF04S	
XC3S1200E	3,841,184	XCF04S	
XC3S1600E	5,969,696	XCF08P	
Spartan-3 FPG	As		
XC3S50	439,264	XCF01S	
XC3S200	1,047,616	XCF01S	

Table 2: Xilinx FPGAs and Compatible Platform Flash PROMs (Cont'd)

FPGA	Configuration Bitstream	Platform Flash PROM <sup>(1)</sup>
XC3S400	1,699,136	XCF02S
XC3S1000	3,223,488	XCF04S
XC3S1500	5,214,784	XCF08P
XC3S2000	7,673,024	XCF08P
XC3S4000	11,316,864	XCF16P
XC3S5000	13,271,936	XCF16P
Spartan-IIE FPC	As	
XC2S50E	630,048	XCF01S
XC2S100E	863,840	XCF01S
XC2S150E	1,134,496	XCF02S
XC2S200E	1,442,016	XCF02S
XC2S300E	1,875,648	XCF02S
XC2S400E	2,693,440	XCF04S
XC2S600E	3,961,632	XCF04S
Spartan-II FPG	<b>\</b> s	
XC2S15	197,696	XCF01S
XC2S30	336,768	XCF01S
XC2S50	559,200	XCF01S
XC2S100	781,216	XCF01S
XC2S150	1,040,096	XCF01S
XC2S200	1,335,840	XCF02S

- If design revisioning or other advanced feature support is required, the XCFxxP can be used as an alternative to the XCF01S, XCF02S, or XCF04S.
- Assumes the Platform Flash XCFxxP PROM advanced compression feature or BitGen -compress option is used and the compression method successfully fits the bitstream within the suggested PROM.
- 3. The largest non-debug bitstream size is specified for each FPGA. Refer to the appropriate FPGA user guides for information on CONFIG STEPPING constraints or BitGen options (such as -g FreezeDCI:Yes) that affect bitstream size.

Table 3: Platform Flash PROM Capacity

Platform Flash PROM	Configuration Bits	Platform Flash PROM	Configuration Bits			
XCF01S	1,048,576	XCF08P	8,388,608			
XCF02S	2,097,152	XCF16P	16,777,216			
XCF04S	4,194,304	XCF32P	33,554,432			



# **Programming**

The Platform Flash PROM is a reprogrammable NOR flash device (refer "Quality and Reliability Characteristics," page 27 for the program/erase specifications). Reprogramming requires an erase followed by a program operation. A verify operation is recommended after the program operation to validate the correct transfer of data from the programmer source to the Platform Flash PROM.

Several programming solutions are available.

# **In-System Programming**

In-System Programmable PROMs can be programmed individually, or two or more can be daisy-chained together and programmed in-system via the standard 4-pin JTAG protocol as shown in Figure 3. In-system programming offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices. The programming data sequence is delivered to the device using either Xilinx iMPACT software and a Xilinx download cable, a third-party JTAG development system, a JTAG-compatible board tester, or a simple microprocessor interface that emulates the JTAG instruction sequence. The iMPACT software also outputs serial vector format (SVF) files for use with any tools that accept SVF format, including automatic test equipment. During in-system programming, the CEO output is driven High. All other outputs are held in a high-impedance state or held at clamp levels during in-system programming. Insystem programming is fully supported across the recommended operating voltage and temperature ranges.




Figure 3: JTAG In-System Programming Operation
(a) Solder Device to PCB
(b) Program Using Download Cable

Embedded, in-system programming reference designs, such as XAPP058, Xilinx In-System Programming Using an Embedded Microcontroller, are available on the Xilinx web page for PROM Programming and Data Storage Application Notes. See the UG161, Platform Flash PROM User Guide, for an advanced update methodology that uses the Design Revisioning feature in the Platform Flash XCFxxP PROMs.

#### OE/RESET

The 1/2/4 Mbit XCFxxS Platform Flash PROMs in-system programming algorithm results in issuance of an internal device reset that causes OE/RESET to pulse Low.

# **External Programming**

In traditional manufacturing environments, third-party device programmers can program Platform Flash PROMs with an initial memory image before the PROMs are assembled onto boards. Contact a preferred third-party programmer vendor for Platform Flash PROM support information. A sample list of third-party programmer vendors with Platform Flash PROM support is available on the Xilinx web page for Third-Party Programmer Device Support.

Pre-programmed PROMs can be assembled onto boards using the typical soldering process guidelines in the <u>UG112</u>, *Device Package User Guide*. A pre-programmed PROM's memory image can be updated after board assembly using an in-system programming solution.

# **Reliability and Endurance**

Xilinx in-system programmable products provide a guaranteed endurance level of 20,000 in-system program/ erase cycles and a minimum data retention of 20 years. Each device meets all functional, performance, and data retention specifications within this endurance limit.

See the <u>UG116</u>, *Xilinx Device Reliability Report*, for device quality, reliability, and process node information.



# **Design Security**

The Xilinx in-system programmable Platform Flash PROM devices incorporate advanced data security features to fully protect the FPGA programming data against unauthorized reading via JTAG. The XCFxxP PROMs can also be programmed to prevent inadvertent writing via JTAG. Table 4 and Table 5 show the security settings available for the XCFxxS PROM and XCFxxP PROM, respectively.

#### **Read Protection**

The read protect security bit can be set by the user to prevent the internal programming pattern from being read or copied via JTAG. Read protection does not prevent write operations. For the XCFxxS PROM, the read protect security bit is set for the entire device, and resetting the read protect security bit requires erasing the entire device. For the XCFxxP PROM the read protect security bit can be set for individual design revisions, and resetting the read protect bit requires erasing the particular design revision.

## **Write Protection**

The XCFxxP PROM device also allows the user to write protect (or lock) a particular design revision to prevent inadvertent erase or program operations. Once set, the write protect security bit for an individual design revision must be reset (using the UNLOCK command followed by ISC\_ERASE command) before an erase or program operation can be performed.

Table 4: XCFxxS Device Data Security Options

Read Protect	Read/Verify Inhibited	Program Inhibited	Erase Inhibited
Reset (default)			
Set	✓		

Table 5: XCFxxP Design Revision Data Security Options

Read Protect	Write Protect	Read/Verify Inhibited	Program Inhibited	Erase Inhibited
Reset (default)	Reset (default)			
Reset (default)	Set		✓	✓
Set	Reset (default)	✓		
Set	Set	✓	✓	✓



# **IEEE 1149.1 Boundary-Scan (JTAG)**

The Platform Flash PROM family is compatible with the IEEE 1149.1 Boundary-Scan standard and the IEEE 1532 insystem configuration standard. A Test Access Port (TAP) and registers are provided to support all required Boundary-Scan instructions, as well as many of the optional instructions specified by IEEE Std. 1149.1. In addition, the JTAG interface is used to implement in-system programming (ISP) to facilitate configuration, erasure, and verification operations on the Platform Flash PROM device. Table 6 lists the required and optional Boundary-Scan instructions supported in the

Platform Flash PROMs. Refer to the IEEE Std. 1149.1 specification for a complete description of Boundary-Scan architecture and the required and optional instructions.

**Caution!** The XCFxxP JTAG TAP pause states are not fully compliant with the JTAG 1149.1 specification. If a temporary pause of a JTAG shift operation is required, then stop the JTAG TCK clock and maintain the JTAG TAP within the JTAG Shift-IR or Shift-DR TAP state. Do not transition the XCFxxP JTAG TAP through the JTAG Pause-IR or Pause-DR TAP state to temporarily pause a JTAG shift operation.

Table 6: Platform Flash PROM Boundary-Scan Instructions

Boundary-Scan Command	XCFxxS IR[7:0] (hex)	XCFxxP IR[15:0] (hex)	Instruction Description
Required Instructions		•	
BYPASS	FF	FFFF	Enables BYPASS
SAMPLE/PRELOAD	01	0001	Enables Boundary-Scan SAMPLE/PRELOAD operation
EXTEST	00	0000	Enables Boundary-Scan EXTEST operation
Optional Instructions			
CLAMP	FA	00FA	Enables Boundary-Scan CLAMP operation
HIGHZ	FC	00FC	Places all outputs in high-impedance state simultaneously
IDCODE	FE	00FE	Enables shifting out 32-bit IDCODE
USERCODE	FD	00FD	Enables shifting out 32-bit USERCODE
Platform Flash PROM Specific	Instructions	1	
CONFIG	EE	00EE	Initiates FPGA configuration by pulsing $\overline{CF}$ pin Low once. (For the XCFxxP this command also resets the selected design revision based on either the external REV_SEL[1:0] pins or on the internal design revision selection bits.) <sup>(1)</sup>

#### Notes:

# **Instruction Register**

The Instruction Register (IR) for the Platform Flash PROM is connected between TDI and TDO during an instruction scan sequence. In preparation for an instruction scan sequence, the instruction register is parallel loaded with a fixed instruction capture pattern. This pattern is shifted out onto TDO (LSB first), while an instruction is shifted into the instruction register from TDI.

## XCFxxS Instruction Register (8 bits wide)

The Instruction Register (IR) for the XCFxxS PROM is eight bits wide and is connected between TDI and TDO during an instruction scan sequence. The detailed composition of the instruction capture pattern is illustrated in Table 7, page 8. The instruction capture pattern shifted out of the XCFxxS device includes IR[7:0]. IR[7:5] are reserved bits and are set to a logic 0. The ISC Status field, IR[4], contains logic 1 if the device is currently in In-System Configuration (ISC) mode; otherwise, it contains logic 0. The Security field, IR[3], contains logic 1 if the device has been programmed with the security option turned on; otherwise, it contains logic 0. IR[2] is unused, and is set to '0'. The remaining bits IR[1:0] are set to '01' as defined by IEEE Std. 1149.1.

# XCFxxP Instruction Register (16 bits wide)

The Instruction Register (IR) for the XCFxxP PROM is sixteen bits wide and is connected between TDI and TDO during an instruction scan sequence. The detailed composition of the instruction capture pattern is illustrated in Table 8, page 8.

The instruction capture pattern shifted out of the XCFxxP device includes IR[15:0]. IR[15:9] are reserved bits and are set to a logic 0. The ISC Error field, IR[8:7], contains a 10 when an ISC operation is a success; otherwise a 01 when an In-System Configuration (ISC) operation fails. The Erase/Program (ER/PROG) Error field, IR[6:5], contains a 10 when an erase or program operation is a success; otherwise a 01 when an erase or program operation fails. The Erase/Program (ER/PROG) Status field, IR[4], contains a logic 0 when the device is busy performing an erase or programming operation; otherwise, it contains a logic 1. The ISC Status field, IR[3], contains logic 1 if the device is currently in In-System Configuration (ISC) mode; otherwise, it contains logic 0. The DONE field, IR[2], contains logic 1 if the sampled design revision has been successfully programmed; otherwise, a logic 0 indicates incomplete programming. The remaining bits IR[1:0] are set to 01 as defined by IEEE Std. 1149.1.

For more information see "Initiating FPGA Configuration," page 15.

Table 7: XCFxxS Instruction Capture Values Loaded into IR as part of an Instruction Scan Sequence

TDI →	IR[7:5]	IR[4]	IR[3]	IR[2]	IR[1:0]	→ TDO
101 →	Reserved	ISC Status	Security	0	0 1	→ 1 <b>DO</b>

Table 8: XCFxxP Instruction Capture Values Loaded into IR as part of an Instruction Scan Sequence

	IR[15:9]	IR[8:7]	IR[6:5]	IR[4]	IR[3]	IR[2]	IR[1:0]	
TDI →	Reserved	ISC Error	ER/PROG Error	ER/PROG Status	ISC Status	DONE	0 1	→ TDO

# **Boundary-Scan Register**

The Boundary-Scan register is used to control and observe the state of the device pins during the EXTEST, SAMPLE/PRELOAD, and CLAMP instructions. Each output pin on the Platform Flash PROM has two register stages which contribute to the Boundary-Scan register, while each input pin has only one register stage. The bidirectional pins have a total of three register stages which contribute to the Boundary-Scan register. For each output pin, the register stage nearest to TDI controls and observes the output state, and the second stage closest to TDO controls and observes the High-Z enable state of the output pin. For each input pin, a single register stage controls and observes the input state of the pin. The bidirectional pin combines the three bits, the input stage bit is first, followed by the output enable stage bit is closest to TDO.

See Table 13, page 37 and Table 14, page 39 for the Boundary-Scan bit order for all connected device pins, or see the appropriate BSDL file for the complete Boundary-Scan bit order description under the "attribute

BOUNDARY\_REGISTER" section in the BSDL file. The bit assigned to Boundary-Scan cell 0 is the LSB in the Boundary-Scan register, and is the register bit closest to TDO.

# **Identification Registers**

#### **IDCODE** Register

The IDCODE is a fixed, vendor-assigned value that is used to electrically identify the manufacturer and type of the device being addressed. The IDCODE register is 32 bits wide. The IDCODE register can be shifted out for examination by using the IDCODE instruction. The IDCODE is available to any other system component via JTAG. Table 9 lists the IDCODE register values for the Platform Flash PROMs.

The IDCODE register has the following binary format:

vvvv:ffff:ffff:aaaa:aaaa:cccc:cccc1

#### where

v = the die version number

f = the PROM family code

a = the specific Platform Flash PROM product ID

c = the Xilinx manufacturer's ID

The LSB of the IDCODE register is always read as logic 1 as defined by IEEE Std. 1149.1.

Table 9: IDCODES Assigned to Platform Flash PROMs

Device	IDCODE <sup>(1)</sup> (hex)
XCF01S	<v>5044093</v>
XCF02S	< <i>v</i> >5045093
XCF04S	<v>5046093</v>
XCF08P	<v>5057093</v>
XCF16P	<v>5058093</v>
XCF32P	<v>5059093</v>

#### Notes:

 The <<sub>V</sub>> in the IDCODE field represents the device's revision code (in hex) and can vary.

#### **USERCODE** Register

The USERCODE instruction gives access to a 32-bit user programmable scratch pad typically used to supply information about the device's programmed contents. By using the USERCODE instruction, a user-programmable identification code can be shifted out for examination. This code is loaded into the USERCODE register during programming of the Platform Flash PROM. If the device is blank or was not loaded during programming, the USERCODE register contains FFFFFFFFh.

#### **Customer Code Register**

For the XCFxxP Platform Flash PROM, in addition to the USERCODE, a unique 32-byte Customer Code can be assigned to each design revision enabled for the PROM. The Customer Code is set during programming, and is typically used to supply information about the design revision contents. A private JTAG instruction is required to read the Customer Code. If the PROM is blank, or the Customer Code for the selected design revision was not loaded during programming, or if the particular design revision is erased, the Customer Code contains all ones.



# **Platform Flash PROM TAP Characteristics**

The Platform Flash PROM family performs both in-system programming and IEEE 1149.1 Boundary-Scan (JTAG) testing via a single 4-wire Test Access Port (TAP). This simplifies system designs and allows standard Automatic Test Equipment to perform both functions. The AC characteristics of the Platform Flash PROM TAP are described as follows.

# **TAP Timing**

Figure 4 shows the timing relationships of the TAP signals. These TAP timing characteristics are identical for both Boundary-Scan and ISP operations.




Figure 4: Test Access Port Timing

# **TAP AC Parameters**

Table 10 shows the timing parameters for the TAP waveforms shown in Figure 4.

Table 10: Test Access Port Timing Parameters

Symbol	Description	Min	Max	Units
T <sub>CKMIN</sub>	TCK minimum clock period when V <sub>CCJ</sub> = 2.5V or 3.3V	67	_	ns
T <sub>MSS</sub>	TMS setup time when V <sub>CCJ</sub> = 2.5V or 3.3V	8	_	ns
T <sub>MSH</sub>	TMS hold time when V <sub>CCJ</sub> = 2.5V or 3.3V	25	_	ns
T <sub>DIS</sub>	TDI setup time when V <sub>CCJ</sub> = 2.5V or 3.3V	8	_	ns
T <sub>DIH</sub>	TDI hold time when V <sub>CCJ</sub> = 2.5V or 3.3V	25	_	ns
T <sub>DOV</sub>	TDO valid delay when V <sub>CCJ</sub> = 2.5V or 3.3V	_	22	ns



#### Additional Features for the XCFxxP

### **Internal Oscillator**

The 8/16/32 Mbit XCFxxP Platform Flash PROMs include an optional internal oscillator which can be used to drive the CLKOUT and DATA pins on FPGA configuration interface. The internal oscillator can be enabled when programming the PROM, and the oscillator can be set to either the default frequency or to a slower frequency ("XCFxxP PROM as Configuration Master with Internal Oscillator as Clock Source," page 34).

#### **CLKOUT**

The 8/16/32 Mbit XCFxxP Platform Flash PROMs include the programmable option to enable the CLKOUT signal which allows the PROM to provide a source synchronous clock aligned to the data on the configuration interface. The CLKOUT signal is derived from one of two clock sources: the CLK input pin or the internal oscillator. The input clock source is selected during the PROM programming sequence. Output data is available on the rising edge of CLKOUT.

The CLKOUT signal is enabled during programming, and is active when  $\overline{CE}$  is Low and  $\overline{OE/RESET}$  is High. On  $\overline{CE}$  rising edge transition, if  $\overline{OE/RESET}$  is High and the PROM terminal count has not been reached, then CLKOUT remains active for an additional eights clock cycles before being disabled. On a  $\overline{OE/RESET}$  falling edge transition, CLKOUT is immediately disabled. When disabled, the CLKOUT pin is put into a high-impedance state and should be pulled High externally to provide a known state.

When cascading Platform Flash PROMs with CLKOUT enabled, after completing it's data transfer, the first PROM disables CLKOUT and drives the  $\overline{\text{CEO}}$  pin enabling the next PROM in the PROM chain. The next PROM begins driving the CLKOUT signal once that PROM is enabled and data is available for transfer.

During high-speed parallel configuration without compression, the FPGA drives the BUSY signal on the configuration interface. When BUSY is asserted High, the PROMs internal address counter stops incrementing, and the current data value is held on the data outputs. While BUSY is High, the PROM continues driving the CLKOUT signal to the FPGA, clocking the FPGA's configuration logic. When the FPGA deasserts BUSY, indicating that it is ready to receive additional configuration data, the PROM begins driving new data onto the configuration interface.

## **Decompression**

The 8/16/32 Mbit XCFxxP Platform Flash PROMs include a built-in data decompressor compatible with Xilinx advanced compression technology. Compressed Platform Flash PROM files are created from the target FPGA bitstream(s) using the iMPACT software. Only Slave Serial and Slave SelectMAP (parallel) configuration modes are supported for

FPGA configuration when using a XCFxxP PROM programmed with a compressed bitstream. Compression rates vary depending on several factors, including the target device family and the target design contents.

The decompression option is enabled during the PROM programming sequence. The PROM decompresses the stored data before driving both clock and data onto the FPGA's configuration interface. If Decompression is enabled, then the Platform Flash clock output pin (CLKOUT) must be used as the clock signal for the configuration interface, driving the target FPGA's configuration clock input pin (CCLK). Either the PROM's CLK input pin or the internal oscillator must be selected as the source for CLKOUT. Any target FPGA connected to the PROM must operate as slave in the configuration chain, with the configuration mode set to Slave Serial mode or Slave SelectMap (parallel) mode.

When decompression is enabled, the CLKOUT signal becomes a controlled clock output with a reduced maximum frequency. When decompressed data is not ready, the CLKOUT pin is put into a high-Z state and must be pulled High externally to provide a known state.

The BUSY input is automatically disabled when decompression is enabled.

See the "Decompression Setups" section in the *Platform Flash PROM User Guide* for setup details.

# **Design Revisioning**

Design Revisioning allows the user to create up to four unique design revisions on a single PROM or stored across multiple cascaded PROMs. Design Revisioning is supported for the 8/16/32 Mbit XCFxxP Platform Flash PROMs in both serial and parallel modes. Design Revisioning can be used with compressed PROM files, and also when the CLKOUT feature is enabled. The PROM programming files along with the revision information files (.cfi) are created using the iMPACT software. The .cfi file is required to enable design revision programming in iMPACT.

A single design revision is composed of from 1 to *n* 8-Mbit memory blocks. If a single design revision contains less than 8 Mbits of data, then the remaining space is padded with all ones. A larger design revision can span several 8-Mbit memory blocks, and any space remaining in the last 8-Mbit memory block is padded with all ones.

- A single 32-Mbit PROM contains four 8-Mbit memory blocks, and can therefore store up to four separate design revisions: one 32-Mbit design revision, two 16-Mbit design revisions, three 8-Mbit design revisions, four 8-Mbit design revisions, and so on.
- Because of the 8-Mbit minimum size requirement for each revision, a single 16-Mbit PROM can only store up to two separate design revisions: one 16-Mbit



design revision, one 8-Mbit design revision, or two 8-Mbit design revisions.

 A single 8-Mbit PROM can store only one 8-Mbit design revision.

Larger design revisions can be split over several cascaded PROMs. For example, two 32-Mbit PROMs can store up to four separate design revisions: one 64-Mbit design revision, two 32-Mbit design revisions, three 16-Mbit design revisions, four 16-Mbit design revisions, and so on. When cascading one 16-Mbit PROM and one 8-Mbit PROM, there are 24 Mbits of available space, and therefore up to three separate design revisions can be stored: one 24-Mbit design revision, two 8-Mbit design revisions, or three 8-Mbit design revisions.

See Figure 5 for a few basic examples of how multiple revisions can be stored. The design revision partitioning is handled automatically during file generation in iMPACT.

During the PROM file creation, each design revision is assigned a revision number:

Revision 0 = '00'

Revision 1 = '01'

Revision 2 = '10'

Revision 3 = '11'

After programming the Platform Flash PROM with a set of design revisions, a particular design revision can be selected using the external REV\_SEL[1:0] pins or using the internal programmable design revision control bits. The EN\_EXT\_SEL pin determines if the external pins or internal bits are used to select the design revision. When EN\_EXT\_SEL is Low, design revision selection is controlled by the external Revision Select pins, REV\_SEL[1:0]. When EN\_EXT\_SEL is High, design revision selection is controlled by the internal programmable Revision Select control bits. During power up, the design revision selection inputs (pins or control bits) are sampled internally. After power up, the design revision selection inputs are sampled again when any of the following events occur:

- On the rising edge of CE
- On the falling edge of OE/RESET (when CE is Low)
- On the rising edge of <del>CF</del> (when <del>CE</del> is Low)
- When reconfiguration is initiated by using the JTAG CONFIG instruction.

The data from the selected design revision is then presented on the FPGA configuration interface.




Figure 5: Design Revision Storage Examples



# PROM to FPGA Configuration Mode and Connections Summary

The FPGA's I/O, logical functions, and internal interconnections are established by the configuration data contained in the FPGA's bitstream. The bitstream is loaded into the FPGA either automatically upon power up, or on command, depending on the state of the FPGA's mode pins. Xilinx Platform Flash PROMs are designed to download directly to the FPGA configuration interface. FPGA configuration modes which are supported by the XCFxxS Platform Flash PROMs include: Master Serial and Slave Serial. FPGA configuration modes which are supported by the XCFxxP Platform Flash PROMs include: Master Serial, Slave Serial, Master SelectMAP, and Slave SelectMAP. Below is a short summary of the supported FPGA configuration modes. See the respective FPGA data sheet for device configuration details, including which configuration modes are supported by the targeted FPGA device.

#### **FPGA Master Serial Mode**

In Master Serial mode, the FPGA automatically loads the configuration bitstream in bit-serial form from external memory synchronized by the configuration clock (CCLK) generated by the FPGA. Upon power-up or reconfiguration, the FPGA's mode select pins are used to select the Master Serial configuration mode. Master Serial Mode provides a simple configuration interface. Only a serial data line, a clock line, and two control lines (INIT and DONE) are required to configure an FPGA. Data from the PROM is read out sequentially on a single data line (DIN), accessed via the PROM's internal address counter which is incremented on every valid rising edge of CCLK. The serial bitstream data must be set up at the FPGA's DIN input pin a short time before each rising edge of the FPGA's internally generated CCLK signal.

Typically, a wide range of frequencies can be selected for the FPGA's internally generated CCLK which always starts at a slow default frequency. The FPGA's bitstream contains configuration bits which can switch CCLK to a higher frequency for the remainder of the Master Serial configuration sequence. The desired CCLK frequency is selected during bitstream generation.

Connecting the FPGA device to the configuration PROM for Master Serial Configuration Mode (Figure 6, page 16):

- The DATA output of the PROM(s) drive the DIN input of the lead FPGA device.
- The Master FPGA CCLK output drives the CLK input(s) of the PROM(s)
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT\_B pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration.

- The PROM CE input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary I<sub>CC</sub> active supply current ("DC Characteristics Over Operating Conditions," page 28).
- The PROM <u>CF</u> pin is typically connected to the FPGA's PROG\_B (or <u>PROGRAM</u>) input. For the XCFxxP only, the <u>CF</u> pin is a bidirectional pin. If the XCFxxP <u>CF</u> pin is not connected to the FPGA's PROG\_B (or <u>PROGRAM</u>) input, then the pin should be tied High.

#### **FPGA Slave Serial Mode**

In Slave Serial mode, the FPGA loads the configuration bitstream in bit-serial form from external memory synchronized by an externally supplied clock. Upon power-up or reconfiguration, the FPGA's mode select pins are used to select the Slave Serial configuration mode. Slave Serial Mode provides a simple configuration interface. Only a serial data line, a clock line, and two control lines (INIT and DONE) are required to configure an FPGA. Data from the PROM is read out sequentially on a single data line (DIN), accessed via the PROM's internal address counter which is incremented on every valid rising edge of CCLK. The serial bitstream data must be set up at the FPGA's DIN input pin a short time before each rising edge of the externally provided CCLK.

Connecting the FPGA device to the configuration PROM for Slave Serial Configuration Mode (Figure 7, page 17):

- The DATA output of the PROM(s) drive the DIN input of the lead FPGA device.
- The PROM CLKOUT (for XCFxxP only) or an external clock source drives the FPGA's CCLK input.
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT\_B (or INIT) pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration.
- The PROM CE input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary I<sub>CC</sub> active supply current ("DC Characteristics Over Operating Conditions," page 28).
- The PROM CF pin is typically connected to the FPGA's PROG\_B (or PROGRAM) input. For the XCFxxP only, the CF pin is a bidirectional pin. If the XCFxxP CF pin is not connected to the FPGA's PROG\_B (or PROGRAM) input, then the pin should be tied High.



# **Serial Daisy Chain**

Multiple FPGAs can be daisy-chained for serial configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed internally to the FPGA's DOUT pin. Typically the data on the DOUT pin changes on the falling edge of CCLK, although for some devices the DOUT pin changes on the rising edge of CCLK. Consult the respective device data sheets for detailed information on a particular FPGA device. For clocking the daisy-chained configuration, either the first FPGA in the chain can be set to Master Serial, generating the CCLK, with the remaining devices set to Slave Serial (Figure 8, page 18), or all the FPGA devices can be set to Slave Serial and an externally generated clock can be used to drive the FPGA's configuration interface (Figure 7, page 17 or Figure 12, page 22).

# FPGA Master SelectMAP (Parallel) Mode (XCFxxP PROM Only)

In Master SelectMAP mode, byte-wide data is written into the FPGA, typically with a BUSY flag controlling the flow of data, synchronized by the configuration clock (CCLK) generated by the FPGA. Upon power-up or reconfiguration, the FPGA's mode select pins are used to select the Master SelectMAP configuration mode. The configuration interface typically requires a parallel data bus, a clock line, and two control lines (INIT and DONE). In addition, the FPGA's Chip Select, Write, and BUSY pins must be correctly controlled or monitored to enable SelectMAP configuration. The configuration data is read from the PROM byte by byte on pins [D0..D7], accessed via the PROM's internal address counter which is incremented on every valid rising edge of CCLK. The bitstream data must be set up at the FPGA's [D0..D7] input pins a short time before each rising edge of the FPGA's internally generated CCLK signal. If BUSY is asserted (High) by the FPGA, the configuration data must be held until BUSY goes Low. The FPGA's active-Low Chip Select (CS or CS\_B) and active-Low Write (WRITE or RDWR\_B) signals must be tied to ground to enable the FPGA's SelectMAP configuration process.

The Master SelectMAP configuration interface is clocked by the FPGA's internal oscillator. Typically, a wide range of frequencies can be selected for the internally generated CCLK which always starts at a slow default frequency. The FPGA's bitstream contains configuration bits which can switch CCLK to a higher frequency for the remainder of the Master SelectMAP configuration sequence. The desired CCLK frequency is selected during bitstream generation.

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained using the persist option.

Connecting the FPGA device to the configuration PROM for Master SelectMAP (Parallel) Configuration Mode (Figure 9, page 19):

- The DATA outputs of the PROM(s) drive the [D0..D7] input of the lead FPGA device.
- The Master FPGA CCLK output drives the CLK input(s) of the PROM(s)
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT\_B pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration.
- The PROM CE input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary I<sub>CC</sub> active supply current ("DC Characteristics Over Operating Conditions," page 28).
- For high-frequency parallel configuration, the BUSY pins of all PROMs are connected to the FPGA's BUSY output (when the FPGA has a BUSY pin and when the use of the FPGA BUSY pin is required). This connection assures that the next data transition for the PROM is delayed until the FPGA is ready for the next configuration data byte. For FPGA BUSY pin requirements, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- The PROM CF pin is typically connected to the FPGA's PROG\_B (or PROGRAM) input. For the XCFxxP only, the CF pin is a bidirectional pin. If the XCFxxP CF pin is not connected to the FPGA's PROG\_B (or PROGRAM) input, then the pin should be tied High.

# FPGA Slave SelectMAP (Parallel) Mode (XCFxxP PROM Only)

In Slave SelectMAP mode, byte-wide data is written into the FPGA, typically with a BUSY flag controlling the flow of data, synchronized by an externally supplied configuration clock (CCLK). Upon power-up or reconfiguration, the FPGA's mode select pins are used to select the Slave SelectMAP configuration mode. The configuration interface typically requires a parallel data bus, a clock line, and two control lines (INIT and DONE). In addition, the FPGA's Chip Select, Write, and BUSY pins must be correctly controlled or monitored to enable SelectMAP configuration. The configuration data is read from the PROM byte by byte on pins [D0..D7], accessed via the PROM's internal address counter which is incremented on every valid rising edge of CCLK. The bitstream data must be set up at the FPGA's [D0..D7] input pins a short time before each rising edge of the provided



CCLK. If BUSY is asserted (High) by the FPGA, the configuration data must be held until BUSY goes Low. The FPGA's active-Low Chip Select (CS or CS\_B) and active-Low Write (WRITE or RDWR\_B) signals must be tied to ground to enable the FPGA's SelectMAP configuration process.

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained using the persist option.

Connecting the FPGA device to the configuration PROM for Slave SelectMAP (Parallel) Configuration Mode (Figure 10, page 20):

- The DATA outputs of the PROM(s) drives the [D0..D7] inputs of the lead FPGA device.
- The PROM CLKOUT (for XCFxxP only) or an external clock source drives the FPGA's CCLK input.
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT\_B pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration.
- The PROM CE input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary I<sub>CC</sub> active supply current ("DC Characteristics Over Operating Conditions," page 28).
- For high-frequency parallel configuration, the BUSY pins of all PROMs are connected to the FPGA's BUSY output (when the FPGA has a BUSY pin and when the use of the FPGA BUSY pin is required). This connection assures that the next data transition for the PROM is delayed until the FPGA is ready for the next configuration data byte. For FPGA BUSY pin requirements, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- The PROM CF pin is typically connected to the FPGA's PROG\_B (or PROGRAM) input. For the XCFxxP only, the CF pin is a bidirectional pin. If the XCFxxP CF pin is not connected to the FPGA's PROG\_B (or PROGRAM) input, then the pin should be tied High.

# FPGA SelectMAP (Parallel) Device Chaining (XCFxxP PROM Only)

Multiple Virtex-II FPGAs can be configured using the SelectMAP mode, and be made to start up simultaneously. To configure multiple devices in this way, wire the individual CCLK, DONE, INIT, Data ([D0..D7]), Write (WRITE or RDWR\_B), and BUSY pins of all the devices in parallel. If all devices are to be configured with the same bitstream, readback is not being used, and the CCLK frequency

selected does not require the use of the BUSY signal, the CS\_B pins can be connected to a common line so all of the devices are configured simultaneously (Figure 10).

With additional control logic, the individual devices can be loaded separately by asserting the CS\_B pin of each device in turn and then enabling the appropriate configuration data. The PROM can also store the individual bitstreams for each FPGA for SelectMAP configuration in separate design revisions. When design revisioning is utilized, additional control logic can be used to select the appropriate bitstream by asserting the EN\_EXT\_SEL pin, and using the REV\_SEL[1:0] pins to select the required bitstream, while asserting the CS\_B pin for the FPGA the bitstream is targeting (Figure 13, page 23).

For clocking the parallel configuration chain, either the first FPGA in the chain can be set to Master SelectMAP, generating the CCLK, with the remaining devices set to Slave SelectMAP, or all the FPGA devices can be set to Slave SelectMAP and an externally generated clock can be used to drive the configuration interface. Again, the respective device data sheets should be consulted for detailed information on a particular FPGA device, including which configuration modes are supported by the targeted FPGA device.

# **Cascading Configuration PROMs**

When configuring multiple FPGAs in a serial daisy chain, configuring multiple FPGAs in a SelectMAP parallel chain, or configuring a single FPGA requiring a larger configuration bitstream, cascaded PROMs provide additional memory (Figure 8, page 18, Figure 11, page 21, Figure 12, page 22, and Figure 12, page 22). Multiple Platform Flash PROMs can be concatenated by using the  $\overline{\text{CEO}}$  output to drive the  $\overline{\text{CE}}$  input of the downstream device. The clock signal and the data outputs of all Platform Flash PROMs in the chain are interconnected. After the last data from the first PROM is read, the first PROM asserts its  $\overline{\text{CEO}}$  output Low and drives its outputs to a high-impedance state. The second PROM recognizes the Low level on its  $\overline{\text{CE}}$  input and immediately enables its outputs.

After configuration is complete, address counters of all cascaded PROMs are reset if the PROM OE/RESET pin goes Low or CE goes High.

When utilizing the advanced features for the XCFxxP Platform Flash PROM, including the clock output (CLKOUT) option, decompression option, or design revisioning, programming files which span cascaded PROM devices can only be created for cascaded chains containing only XCFxxP PROMs. If the advanced features are not used, then cascaded PROM chains can contain both XCFxxP and XCFxxS PROMs.



# **Initiating FPGA Configuration**

The options for initiating FPGA configuration via the Platform Flash PROM include:

- Automatic configuration on power up
- Applying an external PROG\_B (or PROGRAM) pulse
- Applying the JTAG CONFIG instruction


Following the FPGA's power-on sequence or the assertion of the PROG\_B (or PROGRAM) pin the FPGA's configuration memory is cleared, the configuration mode is selected, and the FPGA is ready to accept a new configuration bitstream. The FPGA's PROG\_B pin can be controlled by an external source, or alternatively, the Platform Flash PROMs incorporate a  $\overline{CF}$  pin that can be tied to the FPGA's PROG\_B pin. Executing the CONFIG instruction through JTAG pulses the  $\overline{CF}$  output Low once for 300-500 ns, resetting the FPGA and initiating configuration.

The iMPACT software can issue the JTAG CONFIG command to initiate FPGA configuration by setting the "Load FPGA" option.

When using the XCFxxP Platform Flash PROM with design revisioning enabled, the  $\overline{\text{CF}}$  pin should always be connected to the PROG\_B (or  $\overline{\text{PROGRAM}}$ ) pin on the FPGA to ensure that the current design revision selection is sampled when the FPGA is reset. The XCFxxP PROM samples the current design revision selection from the external REV\_SEL pins or the internal programmable Revision Select bits on the rising edge of  $\overline{\text{CF}}$ . When the JTAG CONFIG command is executed, the XCFxxP samples the new design revision selection before initiating the FPGA configuration sequence. When using the XCFxxP Platform Flash PROM without design revisioning, if the  $\overline{\text{CF}}$  pin is not connected to the FPGA PROG\_B (or  $\overline{\text{PROGRAM}}$ ) pin, then the XCFxxP  $\overline{\text{CF}}$  pin must be tied High.



# **Configuration PROM to FPGA Device Interface Connection Diagrams**




#### Notes:

- 1 For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- 2 For compatible voltages, refer to the appropriate data sheet.
- 2 For the XCFxxX the CF pin is an output pin. For the XCFxxP the CF pin is a bidirectional pin. For the XCFxxP, if CF is not connected to PROG\_B, then it must be tied to V<sub>CCO</sub> via a 4.7 kΩ pull-up resistor.

ds123\_11\_111106

Figure 6: Configuring in Master Serial Mode




- 1 For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- 2 For compatible voltages, refer to the appropriate data sheet.
- 3 In Slave Serial mode, the configuration interface can be clocked by an external oscillator, or optionally—for 3 in Slave Serial mode, the configuration interface can be clocked by an external oscillator, of optionally—for the XCFxxP Platform Flash PROM only—the CLKOUT signal can be used to drive the FPGA's configuration clock (CCLK). If the XCFxxP PROM's CLKOUT signal is used, then CLKOUT must be tied to a 4.7KΩ resistor pulled up to V<sub>CCO</sub>.
   4 For the XCFxxS the CF pin is an output pin. For the XCFxxP the CF pin is a bidirectional pin. For the
- XCFxxP, if  $\overline{\text{CF}}$  is not connected to PROG\_B, then it must be tied to VCCO via a 4.7 k $\Omega$  pull-up resistor.

ds123\_12\_110707

Figure 7: Configuring in Slave Serial Mode






- 1 For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- 2 For compatible voltages, refer to the appropriate data sheet.

  3 For the XCFxxS the  $\overline{\mathsf{CF}}$  pin is an output pin. For the XCFxxP the  $\overline{\mathsf{CF}}$  pin is a bidirectional pin. For the XCFxxP, if  $\overline{\text{CF}}$  is not connected to PROG\_B, then it must be tied to  $V_{\text{CCO}}$  via a 4.7 k $\Omega$  pull-up resistor.

ds123\_13\_093006


Figure 8: Configuring Multiple Devices in Master/Slave Serial Mode



- 1 For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- $2\,$  For compatible voltages, refer to the appropriate data sheet.
- 3 The BUSY pin is only available with the XCFxxP Platform Flash PROM (only certain FPGA families require the BUSY pin connection for high-frequency SelectMAP mode configuration). For FPGAs that do not have a BUSY pin or do not use their BUSY pin during configuration, the Platform Flash PROM BUSY pin should be unconnected or grounded. For BUSY pin requirements, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- 4 For the XCFxxP the  $\overline{CF}$  pin is a bidirectional pin. For the XCFxxP, if  $\overline{CF}$  is not connected to PROG\_B, then it must be tied to V<sub>CCO</sub> via a 4.7 kΩ pull-up resistor.

ds123\_14\_110707

Figure 9: Configuring in Master SelectMAP Mode




- 1 For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet or FPGA family configuration user quide.
- 2 For compatible voltages, refer to the appropriate data sheet.
- 3 The BUSY pin is only available with the XCFxxP Platform Flash PROM (only certain FPGA families require the BUSY pin connection for high-frequency SelectMAP mode configuration). For FPGAs that do not have a BUSY pin or do not use their BUSY pin during configuration, the Platform Flash PROM BUSY pin should be unconnected or grounded. For BUSY pin requirements, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- 4 For the XCFxxP the  $\overline{\text{CF}}$  pin is a bidirectional pin. For the XCFxxP, if  $\overline{\text{CF}}$  is not connected to PROG\_B, then it must be tied to V<sub>CCO</sub> via a 4.7 kΩ pull-up resistor.

ds123\_15\_110707

Figure 10: Configuring in Slave SelectMAP Mode






- 1 For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- 2 For compatible voltages, refer to the appropriate data sheet.
- 3 The BUSY pin is only available with the XCFxxP Platform Flash PROM (only certain FPGA families require the BUSY pin connection for high-frequency SelectMAP mode configuration). For FPGAs that do not have a BUSY pin or do not use their BUSY pin during configuration, the Platform Flash PROM BUSY pin should be unconnected or grounded. For BUSY pin requirements, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- 4 For the XCFxxP the  $\overline{CF}$  pin is a bidirectional pin. For the XCFxxP, if  $\overline{CF}$  is not connected to PROG\_B, then it must be tied to V<sub>CCO</sub> via a 4.7 kΩ pull-up resistor.

DS123\_16\_110707

Figure 11: Configuring Multiple Devices with Identical Patterns in Master/Slave SelectMAP Mode






- 1. For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet or FPGA family
- 2. For compatible voltages, refer to the appropriate data sheet.
- 3. For the XCFxxP the CF pin is a bidirectional pin. For the XCFxxP, if CF is not connected to PROG\_B, then it must be tied to  $V_{CCO}$  via a 4.7  $k\Omega$  pull-up resistor.

ds123\_17\_110807

Figure 12: Configuring Multiple Devices with Design Revisioning in Slave Serial Mode





- For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- 2. For compatible voltages, refer to the appropriate data sheet.
- 3. The BUSY pin is only available with the XCFxxP Platform Flash PROM (only certain FPGA families require the BUSY pin connection for high-frequency SelectMAP mode configuration). For FPGAs that do not have a BUSY pin or do not use their BUSY pin during configuration, the Platform Flash PROM BUSY pin should be unconnected or grounded. For BUSY pin requirements, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
- For the XCFxxP the CF pin is a bidirectional pin. For the XCFxxP, if CF is not connected to PROG\_B, then it must be tied to V<sub>CCO</sub> via a 4.7 kΩ pull-up resistor

ds123\_18\_110707

Figure 13: Configuring Multiple Devices with Design Revisioning in Slave SelectMAP Mode



# **Reset and Power-On Reset Activation**

At power up, the device requires the V<sub>CCINT</sub> power supply to monotonically rise to the nominal operating voltage within the specified V<sub>CCINT</sub> rise time. If the power supply cannot meet this requirement, then the device might not perform power-on reset properly. During the power-up sequence, OE/RESET is held Low by the PROM. Once the required supplies have reached their respective POR (Power On Reset) thresholds, the OE/RESET release is delayed (TOER minimum) to allow more margin for the power supplies to stabilize before initiating configuration. The OE/RESET pin is connected to an external 4.7 k $\Omega$  pull-up resistor and also to the target FPGA's INIT pin. For systems utilizing slowrising power supplies, an additional power monitoring circuit can be used to delay the target configuration until the system power reaches minimum operating voltages by holding the OE/RESET pin Low. When OE/RESET is released, the FPGA's INIT pin is pulled High allowing the FPGA's configuration sequence to begin. If the power drops

below the power-down threshold (V<sub>CCPD</sub>), the PROM resets and OE/RESET is again held Low until the after the POR threshold is reached. OE/RESET polarity is not programmable. These power-up requirements are shown graphically in Figure 14.

For a fully powered Platform Flash PROM, a reset occurs whenever OE/RESET is asserted (Low) or  $\overline{CE}$  is deasserted (High). The address counter is reset,  $\overline{CEO}$  is driven High, and the remaining outputs are placed in a high-impedance state.

#### Notes:

- The XCFxxS PROM only requires V<sub>CCINT</sub> to rise above its POR threshold before releasing OE/RESET.
- The XCFxxP PROM requires both V<sub>CCINT</sub> to rise above its POR threshold and for V<sub>CCO</sub> to reach the recommended operating voltage level before releasing OE/RESET.




Figure 14: Platform Flash PROM Power-Up Requirements

# I/O Input Voltage Tolerance and Power Sequencing

The I/Os on each re-programmable Platform Flash PROM are fully 3.3V-tolerant. This allows 3V CMOS signals to connect directly to the inputs without damage. The core power supply ( $V_{CCINT}$ ), JTAG pin power supply ( $V_{CCJ}$ ), output power supply ( $V_{CCO}$ ), and external 3V CMOS I/O signals can be applied in any order.

Additionally, for the XCFxxS PROM only, when  $V_{CCO}$  is supplied at 2.5V or 3.3V and  $V_{CCINT}$  is supplied at 3.3V, the I/Os are 5V-tolerant. This allows 5V CMOS signals to connect directly to the inputs on a powered XCFxxS PROM without damage. Failure to power the PROM correctly while supplying a 5V input signal can result in damage to the XCFxxS device.



# **Standby Mode**

The PROM enters a low-power standby mode whenever  $\overline{\text{CE}}$  is deasserted (High). In standby mode, the address counter is reset,  $\overline{\text{CEO}}$  is driven High, and the remaining outputs are placed in a high-impedance state regardless of the state of the  $\overline{\text{OE/RESET}}$  input. For the device to remain in the low-power standby mode, the JTAG pins TMS, TDI, and TDO must not be pulled Low, and TCK must be stopped (High or Low).

When using the FPGA DONE signal to drive the PROM  $\overline{\text{CE}}$  pin High to reduce standby power after configuration, an external pull-up resistor should be used. Typically a 330 $\Omega$ 

pull-up resistor is used, but refer to the appropriate FPGA data sheet for the recommended DONE pin pull-up value. If the DONE circuit is connected to an LED to indicate FPGA configuration is complete, and is also connected to the PROM  $\overline{\text{CE}}$  pin to enable low-power standby mode, then an external buffer should be used to drive the LED circuit to ensure valid transitions on the PROM's  $\overline{\text{CE}}$  pin. If low-power standby mode is not required for the PROM, then the  $\overline{\text{CE}}$  pin should be connected to ground.

Table 11: Truth Table for XCFxxS PROM Control Inputs

Control Inputs		Internal Address	Outputs			
OE/RESET	CE	internal Address		CEO	ICC	
∐iah	Law	If address < TC <sup>(2)</sup> : increment	Active	High	Active	
High	Low	If address = TC <sup>(2)</sup> : don't change	High-Z	Low	Reduced	
Low	Low	Held reset	High-Z	High	Active	
X <sup>(1)</sup>	High	Held reset	High-Z	High	Standby	

#### Notes:

- 1. X = don't care.
- 2. TC = Terminal Count = highest address value.

Table 12: Truth Table for XCFxxP PROM Control Inputs

	Control Inputs		Internal Address	Outputs		puts			
OE/RESET	CE	CF	BUSY <sup>(5)</sup>	internal Address	DATA	CEO	CLKOUT	ICC	
				If address < TC <sup>(2)</sup> and address < EA <sup>(3)</sup> : increment	Active	High	Active	Active	
High	Low	High	Low	$ \begin{array}{c} \text{If address} < \text{TC}^{(2)} \text{ and} \\ \text{address} = \text{EA}^{(3)} \text{ : don't change} \\ \end{array} $	High-Z	High	High-Z	Reduced	
					Else If address = $TC^{(2)}$ : don't change	High-Z	Low	High-Z	Reduced
High	Low	High	High	Unchanged	Active and Unchanged	High	Active	Active	
High	Low	1	X <sup>(1)</sup>	Reset <sup>(4)</sup>	Active	High	Active	Active	
Low	Low	Х	Х	Held reset <sup>(4)</sup>	High-Z	High	High-Z	Active	
Х	High	Х	Х	Held reset <sup>(4)</sup>	High-Z	High	High-Z	Standby	

#### Notes:

- X = don't care.
- 2. TC = Terminal Count = highest address value.
- 3. For the XCFxxP with Design Revisioning enabled, EA = end address (last address in the selected design revision).
- 4. For the XCFxxP with Design Revisioning enabled, Reset = address reset to the beginning address of the selected bank. If Design Revisioning is not enabled, then Reset = address reset to address 0.
- 5. The BUSY input is only enabled when the XCFxxP is programmed for parallel data output and decompression is not enabled.



# **DC Electrical Characteristics**

# **Absolute Maximum Ratings**

Symbol	Description		XCF01S, XCF02S, XCF04S	XCF08P, XCF16P, XCF32P	Units
V <sub>CCINT</sub>	Internal supply voltage relative to GN	D	-0.5 to +4.0	-0.5 to +2.7	V
V <sub>CCO</sub>	I/O supply voltage relative to GND		-0.5 to +4.0	-0.5 to +4.0	V
V <sub>CCJ</sub>	JTAG I/O supply voltage relative to G	ND	-0.5 to +4.0	-0.5 to +4.0	V
V <sub>IN</sub>	Input voltage with respect to GND	V <sub>CCO</sub> < 2.5V	-0.5 to +3.6	-0.5 to +3.6	V
		$V_{CCO} \ge 2.5V$	-0.5 to +5.5	-0.5 to +3.6	V
V <sub>TS</sub>	Voltage applied to High-Z output	V <sub>CCO</sub> < 2.5V	-0.5 to +3.6	-0.5 to +3.6	V
		$V_{CCO} \ge 2.5V$	-0.5 to +5.5	-0.5 to +3.6	V
T <sub>STG</sub>	Storage temperature (ambient)		-65 to +150	-65 to +150	°C
T <sub>J</sub>	Junction temperature		+125	+125	°C

#### Notes:

- Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins can undershoot to -2.0V or overshoot to +7.0V, provided this over- or undershoot lasts less then 10 ns and with the forcing current being limited to 200 mA.
- 2. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time adversely affects device reliability.
- 3. For soldering guidelines, see the information on "Packaging and Thermal Characteristics" at www.xilinx.com.

# Supply Voltage Requirements for Power-On Reset and Power-Down

Symbol	Description	,	XCF02S, 04S	XCF08P, XCF	Units	
	·	Min	Max	Min	Max	
T <sub>VCC</sub>	V <sub>CCINT</sub> rise time from 0V to nominal voltage <sup>(2)</sup>	0.2	50	0.2	50	ms
V <sub>CCPOR</sub>	POR threshold for the V <sub>CCINT</sub> supply	1	_	0.5	_	V
T <sub>OER</sub>	OE/RESET release delay following POR <sup>(3)</sup>	0.5	3	0.5	30	ms
V <sub>CCPD</sub>	Power-down threshold for V <sub>CCINT</sub> supply	_	1	_	0.5	V
T <sub>RST</sub>	Time required to trigger a device reset when the $V_{CCINT}$ supply drops below the maximum $V_{CCPD}$ threshold	10	_	10	_	ms

#### Notes:

- 1. V<sub>CCINT</sub>, V<sub>CCO</sub>, and V<sub>CCI</sub> supplies can be applied in any order.
- At power up, the device requires the V<sub>CCINT</sub> power supply to monotonically rise to the nominal operating voltage within the specified T<sub>VCC</sub> rise time. If the power supply cannot meet this requirement, then the device might not perform power-on-reset properly. See Figure 14, page 24.
- 3. If the V<sub>CCINT</sub> and V<sub>CCO</sub> supplies do not reach their respective recommended operating conditions before the OE/RESET pin is released, then the configuration data from the PROM is not available at the recommended threshold levels. The configuration sequence must be delayed until both V<sub>CCINT</sub> and V<sub>CCO</sub> have reached their recommended operating conditions.



# **Recommended Operating Conditions**

Cumbal	Danas		XCF019	S, XCF02S,	XCF04S	XCF08F	, XCF16P,	XCF32P	l lucito
Symbol	Desci	ription	Min	Тур	Max	Min	Тур	Max	V V V V V V V V V V V V V V V V V V V
V <sub>CCINT</sub>	Internal voltage	supply	3.0	3.3	3.6	1.65	1.8	2.0	V V V V V V V V
V <sub>CCO</sub>		3.3V Operation	3.0	3.3	3.6	3.0	3.3	3.6	V
	Supply voltage	2.5V Operation	2.3	2.5	2.7	2.3	2.5	2.7	V
	for output drivers	1.8V Operation	1.7	1.8	1.9	1.7	1.8	1.9	V
		1.5V Operation	_	_	-		1.5		V
V <sub>CCJ</sub>	Supply voltage	3.3V Operation	3.0	3.3	3.6	3.0	3.3	3.6	٧
	for JTAG output drivers	2.5V Operation	2.3	2.5	2.7	2.3	2.5	2.7	٧
V <sub>IL</sub>		3.3V Operation	0	-	0.8	0	-	0.8	V
	Low-level input	2.5V Operation	0	-	0.7	0	-	0.7	V
	voltage	1.8V Operation	_	_	20% V <sub>CCO</sub>	_	_	20% V <sub>CCO</sub>	V
		1.5V Operation	_	-	_	0	-		V
V <sub>IH</sub>		3.3V Operation	2.0	-	5.5	2.0	-	3.6	V
	High-level input	2.5V Operation	1.7	-	5.5	1.7	_	3.6	V
	voltage	1.8V Operation	70% V <sub>CCO</sub>	-	3.6	70% V <sub>CCO</sub>	-	3.6	V V V V V V V V Ns
		1.5V Operation	_	-	_		_	3.6	V
T <sub>IN</sub>	Input signal trans	sition time <sup>(1)</sup>	_	-	500	_	_	500	ns
V <sub>O</sub>	Output voltage		0	_	V <sub>CCO</sub>	0	_	V <sub>CCO</sub>	٧
T <sub>A</sub>	Operating ambie	nt temperature	-40	_	85	-40	-	85	°C

#### Notes:

# **Quality and Reliability Characteristics**

Symbol	Description	Min	Max	Units
T <sub>DR</sub>	Data retention	20	_	Years
N <sub>PE</sub>	Program/erase cycles (Endurance)	20,000	-	Cycles
V <sub>ESD</sub>	Electrostatic discharge (ESD)	2,000	_	Volts

<sup>1.</sup> Input signal transition time measured between 10%  $\rm V_{CCO}$  and 90%  $\rm V_{CCO}$  .



# **DC Characteristics Over Operating Conditions**

Symbol	Description	XCF01S, XCF0		5,	XCF08P, XCF		Ρ,	Units
Symbol	Description	Test Conditions	Min	Max	Test Conditions	Min	Max	Offics
	High-level output voltage for 3.3V outputs	I <sub>OH</sub> = -4 mA	2.4	_	I <sub>OH</sub> = -4 mA	2.4	_	V
V.	High-level output voltage for 2.5V outputs	I <sub>OH</sub> = -500 μA	V <sub>CCO</sub> – 0.4	_	I <sub>OH</sub> = -500 μA	V <sub>CCO</sub> – 0.4	_	V
V <sub>OH</sub>	High-level output voltage for 1.8V outputs	I <sub>OH</sub> = -50 μA	V <sub>CCO</sub> – 0.4	_	I <sub>OH</sub> = -50 μA	V <sub>CCO</sub> – 0.4	_	V
	High-level output voltage for 1.5V outputs	_	_	-			_	V
	Low-level output voltage for 3.3V outputs	I <sub>OL</sub> = 4 mA	_	0.4	I <sub>OL</sub> = 4 mA	_	0.4	V
V	Low-level output voltage for 2.5V outputs	I <sub>OL</sub> = 500 μA	_	0.4	I <sub>OL</sub> = 500 μA	_	0.4	V
V <sub>OL</sub>	Low-level output voltage for 1.8V outputs	I <sub>OL</sub> = 50 μA	_	0.4	I <sub>OL</sub> = 50 μA	_	0.4	V
	Low-level output voltage for 1.5V outputs	_	_	_		_		V
I <sub>CCINT</sub>	Internal voltage supply current, active mode	33 MHz	_	10	33 MHz	_	10	mA
	Output driver supply current, active serial mode	33 MHz	_	10	33 MHz	_	10	mA
I <sub>CCO</sub> <sup>(1)</sup>	Output driver supply current, active parallel mode	_	_	_	33 MHz	_	40	mA
I <sub>CCJ</sub>	JTAG supply current, active mode	Note (2)	_	5	Note (2)	_	5	mA
I <sub>CCINTS</sub>	Internal voltage supply current, standby mode	Note (3)	_	5	Note (3)	_	1	mA
I <sub>ccos</sub>	Output driver supply current, standby mode	Note (3)	_	1	Note (3)	_	1	mA
I <sub>CCJS</sub>	JTAG supply current, standby mode	Note (3)	_	1	Note (3)	_	1	mA
I <sub>ILJ</sub>	JTAG pins TMS, TDI, and TDO pull-up current	$V_{CCJ} = max$ $V_{IN} = GND$	-	100	$V_{CCJ} = max$ $V_{IN} = GND$	_	100	μΑ
I <sub>IL</sub>	Input leakage current	$V_{CCINT} = max$ $V_{CCO} = max$ $V_{IN} = GND \text{ or }$ $V_{CCO}$	-10	10	$V_{CCINT} = max$ $V_{CCO} = max$ $V_{IN} = GND \text{ or }$ $V_{CCO}$	-10	10	μΑ
I <sub>IH</sub>	Input and output High-Z leakage current	$V_{CCINT} = max$ $V_{CCO} = max$ $V_{IN} = GND \text{ or } V_{CCO}$	-10	10	$V_{CCINT} = max$ $V_{CCO} = max$ $V_{IN} = GND \text{ or } V_{CCO}$	-10	10	μΑ
I <sub>ILP</sub>	Source current through internal pull-ups on EN_EXT_SEL, REV_SEL0, REV_SEL1	_	_	_	$V_{CCINT} = max$ $V_{CCO} = max$ $V_{IN} = GND \text{ or } V_{CCO}$	_	100	μΑ
I <sub>IHP</sub>	Sink current through internal pull-down on BUSY	_	_	_	$V_{CCINT} = max$ $V_{CCO} = max$ $V_{IN} = GND \text{ or } V_{CCO}$	-100	_	μΑ
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = GND f = 1.0 MHz	_	8	V <sub>IN</sub> = GND f = 1.0 MHz	_	8	pF
C <sub>OUT</sub>	Output capacitance	V <sub>IN</sub> = GND f = 1.0 MHz	_	14	V <sub>IN</sub> = GND f = 1.0 MHz	_	14	pF

#### Notes:


- 1. Output driver supply current specification based on no load conditions.
- 2. TDI/TMS/TCK non-static (active).
- 3. CE High, OE Low, and TMS/TDI/TCK static.



## **AC Electrical Characteristics**

# **AC Characteristics Over Operating Conditions**

## XCFxxS and XCFxxP PROM as Configuration Slave with CLK Input Pin as Clock Source



XCF01S, XCF02S, XCF08P, XCF16P. XCF04S XCF32P **Symbol** Description Units Max Min Max Min CF hold time to guarantee design revision selection is 300 300 ns sampled when  $V_{CCO} = 3.3V$  or  $2.5V^{(9)}$ T<sub>HCF</sub> CF hold time to guarantee design revision selection is 300 300 ns sampled when  $V_{CCO} = 1.8V^{(9)}$  $\overline{\text{CF}}$  to data delay when VCCO = 3.3V or 2.5V<sup>(8)</sup> 25 ns  $T_{CF}$  $\overline{\text{CF}}$  to data delay when VCCO = 1.8V<sup>(8)</sup> 25 \_ ns  $OE/\overline{RESET}$  to data delay<sup>(6)</sup> when  $V_{CCO} = 3.3V$  or 2.5V 10 25 ns TOF  $OE/\overline{RESET}$  to data delay<sup>(6)</sup> when  $V_{CCO} = 1.8V$ 30 25 ns  $\overline{\text{CE}}$  to data delay<sup>(5)</sup> when  $V_{\text{CCO}} = 3.3 \text{V}$  or 2.5 V 15 25 ns  $T_{CE}$  $\overline{\text{CE}}$  to data delay<sup>(5)</sup> when  $V_{\text{CCO}} = 1.8V$ 25 30 ns CLK to data delay<sup>(7)</sup> when  $V_{CCO} = 3.3V$  or 2.5V 25 15 \_ ns  $T_{CAC}$ CLK to data delay<sup>(7)</sup> when  $V_{CCO} = 1.8V$ 30 25 ns Data hold from CE, OE/RESET, CLK, or CF 0 5 ns when  $V_{CCO} = 3.3V$  or  $2.5V^{(8)}$ TOH Data hold from CE, OE/RESET, CLK, or CF 0 5 ns when  $V_{CCO} = 1.8V^{(8)}$ CE or OE/RESET to data float delay(2) 25 45 ns when  $V_{CCO} = 3.3V$  or 2.5V  $T_{DF}$ CE or OE/RESET to data float delay(2) 30 45 ns when  $V_{CCO} = 1.8V$ 




Symbol	Description		, XCF02S, F04S		XCF16P, 32P	Units
-	·	Min	Max	Min	Max	ns n
	Clock period <sup>(6)</sup> (serial mode) when V <sub>CCO</sub> = 3.3V or 2.5V	30	-	25	-	ns
т	Clock period <sup>(6)</sup> (serial mode) when V <sub>CCO</sub> = 1.8V	67	-	25	-	ns
T <sub>CYC</sub>	Clock period <sup>(6)</sup> (parallel mode) when V <sub>CCO</sub> = 3.3V or 2.5V	_	-	30	_	ns
	Clock period <sup>(6)</sup> (parallel mode) when V <sub>CCO</sub> = 1.8V	_	_	30	_	ns
т	CLK Low time <sup>(3)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	10	_	12	_	ns
T <sub>LC</sub>	CLK Low time <sup>(3)</sup> when V <sub>CCO</sub> = 1.8V	15	-	12	_	ns
т	CLK High time <sup>(3)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	10	_	12	_	ns
T <sub>HC</sub>	CLK High time <sup>(3)</sup> when V <sub>CCO</sub> = 1.8V	15	_	12	_	ns
т	$\overline{\text{CE}}$ setup time to CLK (guarantees proper counting) <sup>(3)</sup> when $V_{\text{CCO}} = 3.3 \text{V}$ or 2.5V	20	-	30	_	ns
T <sub>SCE</sub>	$\overline{\text{CE}}$ setup time to CLK (guarantees proper counting) <sup>(3)</sup> when $V_{\text{CCO}} = 1.8V$	30		30	_	ns
T <sub>HCE</sub>	$\overline{\text{CE}}$ hold time (guarantees counters are reset) <sup>(5)</sup> when $V_{\text{CCO}} = 3.3 \text{V}$ or 2.5V	250	_	2000	_	ns
HCE	$\overline{\text{CE}}$ hold time (guarantees counters are reset) <sup>(5)</sup> when $V_{\text{CCO}} = 1.8V$	250	_	2000	_	ns
T <sub>HOE</sub>	OE/RESET hold time (guarantees counters are reset) <sup>(6)</sup> when $V_{CCO} = 3.3V$ or 2.5V	250	_	2000	_	ns
HOE	OE/RESET hold time (guarantees counters are reset) <sup>(6)</sup> when $V_{CCO} = 1.8V$	250	_	2000	_	ns
T <sub>SB</sub>	BUSY setup time to CLK when $V_{CCO} = 3.3V$ or $2.5V^{(8)}$	-	_	12	_	ns
'SB	BUSY setup time to CLK when V <sub>CCO</sub> = 1.8V <sup>(8)</sup>	-	-	12	_	ns
T <sub>HB</sub>	BUSY hold time to CLK when $V_{CCO} = 3.3V$ or $2.5V^{(8)}$	-	_	8	_	ns
'HB	BUSY hold time to CLK when $V_{CCO} = 1.8V^{(8)}$	_	_	8	_	ns
T <sub>SXT</sub>	$\overline{\text{EN\_EXT\_SEL}}$ setup time to $\overline{\text{CF}}$ , $\overline{\text{CE}}$ or $\overline{\text{OE/RESET}}$ when $V_{\text{CCO}} = 3.3 \text{V}$ or $2.5 \text{V}^{(8)}$	-	_	300	_	ns
'SXI	$\overline{\text{EN\_EXT\_SEL}}$ setup time to $\overline{\text{CF}}$ , $\overline{\text{CE}}$ or $\overline{\text{OE}}/\overline{\text{RESET}}$ when $V_{\text{CCO}} = 1.8V^{(8)}$	-	_	300	_	ns
T	$\overline{\text{EN\_EXT\_SEL}}$ hold time from $\overline{\text{CF}}$ , $\overline{\text{CE}}$ or $\overline{\text{OE/RESET}}$ when $V_{\text{CCO}} = 3.3 \text{V}$ or $2.5 \text{V}^{(8)}$	-	_	300	_	ns
T <sub>HXT</sub>	$\overline{\text{EN\_EXT\_SEL}}$ hold time from $\overline{\text{CF}}$ , $\overline{\text{CE}}$ or $\overline{\text{OE/RESET}}$ when $V_{\text{CCO}} = 1.8V^{(8)}$	-	_	300	_	ns
T <sub>SRV</sub>	REV_SEL setup time to $\overline{CF}$ , $\overline{CE}$ or $\overline{OE}$ or $\overline{RESET}$ when $V_{CCO} = 3.3V$ or $2.5V^{(8)}$	_	_	300	_	ns
SHV	REV_SEL setup time to $\overline{CF}$ , $\overline{CE}$ or $\overline{OE}$ /RESET when $V_{CCO} = 1.8V^{(8)}$	_	_	300	_	ns
Turk	REV_SEL hold time from $\overline{\text{CF}}$ , $\overline{\text{CE}}$ or $\overline{\text{OE}}/\overline{\text{RESET}}$ when $V_{\text{CCO}} = 3.3 \text{V}$ or $2.5 \text{V}^{(8)}$	-	_	300	_	ns
T <sub>HRV</sub>	REV_SEL hold time from $\overline{\text{CF, CE}}$ or $\overline{\text{OE/RESET}}$ when $V_{\text{CCO}} = 1.8V^{(8)}$	-	_	300	_	ns

- 1. AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
- 2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady-state active levels.
- 3. All AC parameters are measured with  $V_{IL}$  = 0.0V and  $V_{IH}$  = 3.0V.
- 4. If  $T_{HCE}$  High < 2  $\mu$ s,  $T_{CE}$  = 2  $\mu$ s.
- 5. If  $T_{HOE}$  Low < 2  $\mu$ s,  $T_{OE}$  = 2  $\mu$ s.
- This is the minimum possible  $T_{CYC}$ . Actual  $T_{CYC} = T_{CAC} + FPGA$  Data setup time. Example: With the XCF32P in serial mode with  $V_{CCO}$  at 3.3V, if FPGA data setup time = 15 ns, then the actual  $T_{CYC} = 25$  ns +15 ns = 40 ns.
- 7. Guaranteed by design; not tested.
- 8. CF, EN\_EXT\_SEL, REV\_SEL[1:0], and BUSY are inputs for the XCFxxP PROM only.
- When JTAG CONFIG command is issued, PROM drives CF Low for at least the T<sub>HCF</sub> minimum.



# XCFxxP PROM as Configuration Master with CLK Input Pin as Clock Source



**Note:**Typically, 8 CLKOUT cycles are output after CE rising edge, before CLKOUT tristates, if OE/RESET remains high, and terminal count has not been reached.

ds123\_25\_110707

Symbol	Description	,	XCF16P, 32P	Units  300 300 ns
		Min	Max	
T	$\overline{\text{CF}}$ hold time to guarantee design revision selection is sampled when $V_{\text{CCO}} = 3.3 \text{V}$ or $2.5 \text{V}^{(11)}$	300		300
T <sub>HCF</sub>	$\overline{\text{CF}}$ hold time to guarantee design revision selection is sampled when $V_{\text{CCO}} = 1.8V^{(11)}$	300		300
т.	CF to data delay when VCCO = 3.3V or 2.5V	_	25	ns
T <sub>CF</sub>	CF to data delay when VCCO = 1.8V	_		ns
т	OE/RESET to data delay <sup>(6)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	_	25	ns
T <sub>OE</sub>	OE/RESET to data delay <sup>(6)</sup> when V <sub>CCO</sub> = 1.8V	_	25	ns
_	CE to data delay <sup>(5)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	_	25	ns
T <sub>CE</sub>	CE to data delay <sup>(5)</sup> when V <sub>CCO</sub> = 1.8V	_	25	ns
т.	Data hold from $\overline{CE}$ , $\overline{OE}/\overline{RESET}$ , or $\overline{CF}$ when $V_{CCO} = 3.3V$ or 2.5V	5	_	ns
T <sub>EOH</sub>	Data hold from $\overline{CE}$ , $\overline{OE}/\overline{RESET}$ , or $\overline{CF}$ when $V_{CCO} = 1.8V$	5	_	ns
т	CE or OE/RESET to data float delay <sup>(2)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	_	45	ns
T <sub>DF</sub>	CE or OE/RESET to data float delay <sup>(2)</sup> when V <sub>CCO</sub> = 1.8V	_	45	ns
т	OE/RESET to CLKOUT float delay <sup>(2)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	_		ns
T <sub>OECF</sub>	OE/RESET to CLKOUT float delay <sup>(2)</sup> when V <sub>CCO</sub> = 1.8V	_		ns
Т	CE to CLKOUT float delay <sup>(2)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	_		ns
T <sub>CECF</sub>	$\overline{\text{CE}}$ to CLKOUT float delay <sup>(2)</sup> when $V_{\text{CCO}} = 1.8V$	_		ns



Symbol	Description		, XCF16P, F32P	Units
<b>-</b>		Min	Max	
	Clock period <sup>(7)</sup> (serial mode) when $V_{CCO} = 3.3V$ or 2.5V	30	_	ns
<del>-</del>	Clock period <sup>(7)</sup> (serial mode) when V <sub>CCO</sub> = 1.8V	30	_	ns
T <sub>CYCO</sub>	Clock period <sup>(7)</sup> (parallel mode) when V <sub>CCO</sub> = 3.3V or 2.5V	35	_	ns
	Clock period <sup>(7)</sup> (parallel mode) when V <sub>CCO</sub> = 1.8V	35	_	ns
т	CLK Low time <sup>(3)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	12	_	ns
$T_LC$	CLK Low time <sup>(3)</sup> when V <sub>CCO</sub> = 1.8V	12	_	ns
<b>-</b>	CLK High time <sup>(3)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	12	_	ns
T <sub>HC</sub>	CLK High time <sup>(3)</sup> when V <sub>CCO</sub> = 1.8V	12	_	ns
<b>-</b>	$\overline{\text{CE}}$ hold time (guarantees counters are reset) <sup>(5)</sup> when $V_{\text{CCO}} = 3.3 \text{V}$ or 2.5 V	2000	_	ns
T <sub>HCE</sub>	CE hold time (guarantees counters are reset) <sup>(5)</sup> when V <sub>CCO</sub> = 1.8V	2000	_	ns
<b>-</b>	OE/RESET hold time (guarantees counters are reset) <sup>(6)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	2000	_	ns
T <sub>HOE</sub>	OE/RESET hold time (guarantees counters are reset) <sup>(6)</sup> when V <sub>CCO</sub> = 1.8V	2000	_	ns
	BUSY setup time to CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V	12	_	ns
T <sub>SB</sub>	BUSY setup time to CLKOUT when V <sub>CCO</sub> = 1.8V	12	_	ns
_	BUSY hold time to CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V	8	_	ns
T <sub>HB</sub>	BUSY hold time to CLKOUT when V <sub>CCO</sub> = 1.8V	8	_	ns
	CLK input to CLKOUT output delay when V <sub>CCO</sub> = 3.3V or 2.5V	_	35	ns
	CLK input to CLKOUT output delay when V <sub>CCO</sub> = 1.8V	_	35	ns
T <sub>CLKO</sub>	CLK input to CLKOUT output delay when $V_{CCO} = 3.3V$ or 2.5V with decompression <sup>(12)</sup>	_	35	ns
	CLK input to CLKOUT output delay when $V_{CCO} = 1.8V$ with decompression <sup>(12)</sup>	_	35	ns
<b>T</b>	$\overline{\text{CE}}$ to CLKOUT delay <sup>(8)</sup> when $V_{\text{CCO}} = 3.3 \text{V}$ or 2.5V	0	2 CLK cycles	_
T <sub>CECC</sub>	CE to CLKOUT delay <sup>(8)</sup> when V <sub>CCO</sub> = 1.8V	0	2 CLK cycles	_
<b>-</b>	OE/ $\overline{RESET}$ to CLKOUT delay <sup>(8)</sup> when $V_{CCO} = 3.3V$ or 2.5V	0	2 CLK cycles	-
T <sub>OECC</sub>	OE/RESET to CLKOUT delay <sup>(8)</sup> when V <sub>CCO</sub> = 1.8V	0	2 CLK cycles	_
т	CF to CLKOUT delay <sup>(8)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	0		_
T <sub>CFCC</sub>	CF to CLKOUT delay <sup>(8)</sup> when V <sub>CCO</sub> = 1.8V	0		_
т	CLKOUT to data delay when V <sub>CCO</sub> = 3.3V or 2.5V <sup>(9)</sup>	_	30	ns
T <sub>CCDD</sub>	CLKOUT to data delay when V <sub>CCO</sub> = 1.8V <sup>(9)</sup>	_	30	ns
т	Data setup time to CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V with decompression (9)(12)	5		ns
T <sub>DDC</sub>	Data setup time to CLKOUT when V <sub>CCO</sub> = 1.8V with decompression <sup>(9)(12)</sup>	5		ns
	Data hold from CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V	3	_	ns
т	Data hold from CLKOUT when V <sub>CCO</sub> = 1.8V	3	-	ns
T <sub>COH</sub>	Data hold from CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V with decompression (12)	3	_	ns
	Data hold from CLKOUT when V <sub>CCO</sub> = 1.8V with decompression (12)	3	_	ns
т	$\overline{\text{EN\_EXT\_SEL}}$ setup time to $\overline{\text{CF}}$ , $\overline{\text{CE}}$ , or $\overline{\text{OE/RESET}}$ when $V_{\text{CCO}} = 3.3 \text{V}$ or 2.5 V	300	_	ns
T <sub>SXT</sub>	$\overline{\text{EN\_EXT\_SEL}}$ setup time to $\overline{\text{CF}}$ , $\overline{\text{CE}}$ , or $\overline{\text{OE/RESET}}$ when $V_{CCO} = 1.8V$	300	_	ns




Symbol	Description	XCF08P, XCF	XCF16P, 32P	Units
	·	Min	Max	ns ns
т	$\overline{\text{EN\_EXT\_SEL}}$ hold time from $\overline{\text{CF}}$ , $\overline{\text{CE}}$ , or $\overline{\text{OE}}/\overline{\text{RESET}}$ when $V_{CCO} = 3.3V$ or 2.5V	300	_	ns
T <sub>HXT</sub>	$\overline{\text{EN\_EXT\_SEL}}$ hold time from $\overline{\text{CF}}$ , $\overline{\text{CE}}$ , or $\overline{\text{OE}}/\overline{\text{RESET}}$ when $V_{CCO} = 1.8V$	300	_	ns
т.	REV_SEL setup time to $\overline{\text{CF}}$ , $\overline{\text{CE}}$ , or $\overline{\text{OE}}/\overline{\text{RESET}}$ when $V_{\text{CCO}} = 3.3 \text{V}$ or 2.5 V	300	_	ns
T <sub>SRV</sub>	REV_SEL setup time to $\overline{CF}$ , $\overline{CE}$ , or $\overline{OE}/\overline{RESET}$ when $V_{CCO} = 1.8V$	300	_	ns
Т	REV_SEL hold time from $\overline{CF}$ , $\overline{CE}$ , or $\overline{OE}/\overline{RESET}$ when $V_{CCO} = 3.3V$ or 2.5V	300	_	ns
T <sub>HRV</sub>	REV_SEL hold time from $\overline{CF}$ , $\overline{CE}$ , or $\overline{OE}/\overline{RESET}$ when $V_{CCO} = 1.8V$	300	_	ns

- 1. AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
- 2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady-state active levels.
- Guaranteed by design, not tested.
- 4. All AC parameters are measured with  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ .
- 5. If  $T_{HCE}$  High < 2  $\mu$ s,  $T_{CE}$  = 2  $\mu$ s.
- 6. If  $T_{HOE}$  Low < 2  $\mu$ s,  $T_{OE}$  = 2  $\mu$ s.
- This is the minimum possible T<sub>CYCO</sub>. Actual T<sub>CYCO</sub> = T<sub>CCDD</sub> + FPGA Data setup time. Example: With the XCF32P in serial mode with V<sub>CCO</sub> at 3.3V, if FPGA Data setup time = 15 ns, then the actual T<sub>CYCO</sub> = 25 ns +15 ns = 40 ns.
- 8. The delay before the enabled CLKOUT signal begins clocking data out of the device is dependent on the clocking configuration. The delay before CLKOUT is enabled increases if decompression is enabled.
- Slower CLK frequency option might be required to meet the FPGA data sheet setup time.
- 10. When decompression is enabled, the CLKOUT signal becomes a controlled clock output. When decompressed data is available, CLKOUT toggles at ½ the source clock frequency (either ½ the selected internal clock frequency or ½ the external CLK input frequency). When decompressed data is not available, the CLKOUT pin is parked High. If CLKOUT is used, then it must be pulled High externally using a 4.7 kΩ pull-up to V<sub>CCO</sub>.
- 11. When JTAG CONFIG command is issued, PROM drives CF Low for at least the T<sub>HCF</sub> minimum.



# XCFxxP PROM as Configuration Master with Internal Oscillator as Clock Source



**Note:** Typically, 8 CLKOUT cycles are output after CE rising edge, before CLKOUT tristates, if OE/RESET remains high, and terminal count has not been reached.

ds123\_26\_110707

Symbol	Description		XCF08P, XCF16P, XCF32P		
•	·	Min	Max		
т	$\overline{\text{CF}}$ hold time to guarantee design revision selection is sampled when $V_{\text{CCO}} = 3.3 \text{V}$ or $2.5 \text{V}^{(12)}$	300		300	
T <sub>HCF</sub>	$\overline{\text{CF}}$ hold time to guarantee design revision selection is sampled when $V_{\text{CCO}} = 1.8V^{(12)}$	300		300	
т	CF to data delay when VCCO = 3.3V or 2.5V	_		ns	
T <sub>CF</sub>	CF to data delay when VCCO = 1.8V	_		ns	
т	$OE/\overline{RESET}$ to data delay <sup>(6)</sup> when $V_{CCO} = 3.3V$ or 2.5V		25	ns	
T <sub>OE</sub>	OE/RESET to data delay <sup>(6)</sup> when V <sub>CCO</sub> = 1.8V	_	25	ns	
т	CE to data delay <sup>(5)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	_	25	ns	
T <sub>CE</sub>	CE to data delay <sup>(5)</sup> when V <sub>CCO</sub> = 1.8V	_	25	ns	
<b>-</b>	Data hold from $\overline{CE}$ , $\overline{CE}$ , $\overline{CE}$ , or $\overline{CF}$ when $\overline{V_{CCO}} = 3.3V$ or 2.5V	5	_	ns	
T <sub>EOH</sub>	Data hold from $\overline{CE}$ , $\overline{OE}/\overline{RESET}$ , or $\overline{CF}$ when $V_{CCO} = 1.8V$	5	_	ns	
<b>-</b>	CE or OE/RESET to data float delay <sup>(2)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	_	45	ns	
$T_{DF}$	CE or OE/RESET to data float delay <sup>(2)</sup> when V <sub>CCO</sub> = 1.8V	_	45	ns	
<b>-</b>	OE/RESET to CLKOUT float delay <sup>(2)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	_		ns	
T <sub>OECF</sub>	OE/RESET to CLKOUT float delay <sup>(2)</sup> when V <sub>CCO</sub> = 1.8V	_		ns	
<b>T</b>	$\overline{\text{CE}}$ to CLKOUT float delay <sup>(2)</sup> when $V_{\text{CCO}} = 3.3 \text{V}$ or 2.5V	_		ns	
T <sub>CECF</sub>	$\overline{\text{CE}}$ to CLKOUT float delay <sup>(2)</sup> when $V_{\text{CCO}} = 1.8V$	_		ns	
_	CE hold time (guarantees counters are reset) <sup>(5)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	2000	_	ns	
T <sub>HCE</sub>	CE hold time (guarantees counters are reset) <sup>(5)</sup> when V <sub>CCO</sub> = 1.8V	2000	_	ns	
<b>T</b>	OE/RESET hold time (guarantees counters are reset) (6) when V <sub>CCO</sub> = 3.3V or 2.5V	2000	_	ns	
T <sub>HOE</sub>	OE/RESET hold time (guarantees counters are reset) (6) when V <sub>CCO</sub> = 1.8V	2000	_	ns	




Symbol	Description	XCF08P, XCF16P, XCF32P		Units	
	·	Min	Max		
т	BUSY setup time to CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V	12	_	ns	
T <sub>SB</sub>	BUSY setup time to CLKOUT when V <sub>CCO</sub> = 1.8V	12	_	ns	
_	BUSY hold time to CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V		_	ns	
T <sub>HB</sub>	BUSY hold time to CLKOUT when V <sub>CCO</sub> = 1.8V	8	_	ns	
т	CE to CLKOUT delay <sup>(7)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	0	1	μs	
T <sub>CEC</sub>	CE to CLKOUT delay <sup>(7)</sup> when V <sub>CCO</sub> = 1.8V	0	1	μs	
т	OE/RESET to CLKOUT delay <sup>(7)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	0	1	μs	
T <sub>OEC</sub>	OE/RESET to CLKOUT delay <sup>(7)</sup> when V <sub>CCO</sub> = 1.8V	0	1	μs	
т	CF to CLKOUT delay <sup>(7)</sup> when V <sub>CCO</sub> = 3.3V or 2.5V	0		_	
T <sub>CFC</sub>	CF to CLKOUT delay <sup>(7)</sup> when V <sub>CCO</sub> = 1.8V	0		_	
т	CLKOUT to data delay when V <sub>CCO</sub> = 3.3V or 2.5V <sup>(8)</sup>	_	30	ns	
T <sub>CDD</sub>	CLKOUT to data delay when V <sub>CCO</sub> = 1.8V <sup>(8)</sup>		30	ns	
T <sub>DDC</sub>	Data setup time to CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V with decompression <sup>(8)(11)</sup>			ns	
	Data setup time to CLKOUT when V <sub>CCO</sub> = 1.8V with decompression <sup>(8)(11)</sup>			ns	
	Data hold from CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V	3	_	ns	
т	Data hold from CLKOUT when V <sub>CCO</sub> = 1.8V		_	ns	
T <sub>COH</sub>	Data hold from CLKOUT when V <sub>CCO</sub> = 3.3V or 2.5V with decompression <sup>(11)</sup>	3	_	ns	
	Data hold from CLKOUT when V <sub>CCO</sub> = 1.8V with decompression <sup>(11)</sup>	3	_	ns	
+	$\overline{\text{EN\_EXT\_SEL}}$ setup time to $\overline{\text{CF}}$ , $\overline{\text{CE}}$ , or $\overline{\text{OE/RESET}}$ when $V_{\text{CCO}} = 3.3 \text{V}$ or 2.5 V	300	-	ns	
T <sub>SXT</sub>	$\overline{\text{EN\_EXT\_SEL}}$ setup time to $\overline{\text{CF}}$ , $\overline{\text{CE}}$ , or $\overline{\text{OE/RESET}}$ when $V_{\text{CCO}} = 1.8V$	300	_	ns	
т	$\overline{\text{EN\_EXT\_SEL}}$ hold time from $\overline{\text{CF}}$ , $\overline{\text{CE}}$ , or $\overline{\text{OE/RESET}}$ when $V_{\text{CCO}} = 3.3 \text{V}$ or $2.5 \text{V}$	300	_	ns	
T <sub>HXT</sub>	$\overline{\text{EN\_EXT\_SEL}}$ hold time from $\overline{\text{CF}}$ , $\overline{\text{CE}}$ , or $\overline{\text{OE/RESET}}$ when $V_{\text{CCO}} = 1.8V$	300	-	ns	
T	REV_SEL setup time to $\overline{CF}$ , $\overline{CE}$ , or $\overline{OE}$ , when $\overline{V_{CCO}} = 3.3V$ or 2.5V	300	_	ns	
T <sub>SRV</sub>	REV_SEL setup time to $\overline{CF}$ , $\overline{CE}$ , or $\overline{OE}$ , when $\overline{V_{CCO}} = 1.8V$	300	_	ns	
+	REV_SEL hold time from $\overline{CF}$ , $\overline{CE}$ , or $\overline{OE}/\overline{RESET}$ when $V_{CCO} = 3.3V$ or 2.5V	300	_	ns	
T <sub>HRV</sub>	REV_SEL hold time from $\overline{CF}$ , $\overline{CE}$ , or $\overline{OE/RESET}$ when $V_{CCO} = 1.8V$		-	ns	
Е	CLKOUT default (fast) frequency <sup>(9)</sup>	25	50	MHz	
F <sub>F</sub>	CLKOUT default (fast) frequency with decompression <sup>(11)</sup>	12.5	25	MHz	
<b>E</b> .	CLKOUT alternate (slower) frequency <sup>(10)</sup>	12.5	25	MHz	
F <sub>S</sub>	CLKOUT alternate (slower) frequency with decompression <sup>(11)</sup>	6	12.5	MHz	
	·				

- AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
- Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady-state active levels.
- 3. Guaranteed by design, not tested.
- 4. All AC parameters are measured with  $V_{IL}$  = 0.0V and  $V_{IH}$  = 3.0V.
- 5. If  $T_{HCE}$  High < 2  $\mu$ s,  $T_{CE}$  = 2  $\mu$ s.
- 6. If  $T_{HOE}$  Low < 2  $\mu$ s,  $T_{OE}$  = 2  $\mu$ s.
- 7. The delay before the enabled CLKOUT signal begins clocking data out of the device is dependent on the clocking configuration. The delay before CLKOUT is enabled increases if decompression is enabled.
- 8. Slower CLK frequency option might be required to meet the FPGA data sheet setup time.
- 9. Typical CLKOUT default (fast) period = 25 ns (40 MHz).
- 10. Typical CLKOUT alternate (slower) period = 50 ns (20 MHz).
- 11. When decompression is enabled, the CLKOUT signal becomes a controlled clock output. When decompressed data is available, CLKOUT toggles at ½ the source clock frequency (either ½ the selected internal clock frequency or ½ the external CLK input frequency). When decompressed data is not available, the CLKOUT pin is parked High. If CLKOUT is used, then it must be pulled High externally using a 4.7 kΩ pull-up to V<sub>CCO</sub>.
- 12. When JTAG CONFIG command is issued, PROM drives  $\overline{\text{CF}}$  Low for at least the T<sub>HCF</sub> minimum.



# **AC Characteristics Over Operating Conditions When Cascading**



Symbol	Description	XCF01S, XCF02S, XCF04S		XCF08P, XCF	Units	
-	·	Min	Max	Min	Max	
T <sub>CDF</sub>	CLK to output float delay <sup>(2,3)</sup> when $V_{CCO} = 2.5V$ or 3.3V	-	25	_	20	ns
02.	CLK to output float delay <sup>(2,3)</sup> when V <sub>CCO</sub> = 1.8V	_	35	_	20	ns
_	CLK to $\overline{\text{CEO}}$ delay <sup>(3,5)</sup> when $V_{\text{CCO}} = 2.5 \text{V}$ or 3.3V	-	20	-	20	ns
T <sub>OCK</sub>	CLK to $\overline{\text{CEO}}$ delay <sup>(3,5)</sup> when $V_{\text{CCO}} = 1.8V$		35	-	20	ns
т	$\overline{\text{CE}}$ to $\overline{\text{CEO}}$ delay <sup>(3,6)</sup> when $V_{\text{CCO}} = 2.5 \text{V}$ or 3.3V		20	_	80	ns
T <sub>OCE</sub>	$\overline{\text{CE}}$ to $\overline{\text{CEO}}$ delay <sup>(3,6)</sup> when $V_{\text{CCO}} = 1.8V$		35	_	80	ns
т	$OE/\overline{RESET}$ to $\overline{CEO}$ delay <sup>(3)</sup> when $V_{CCO} = 2.5V$ or 3.3V		20	-	80	ns
T <sub>OOE</sub>	OE/RESET to $\overline{\text{CEO}}$ delay <sup>(3)</sup> when $V_{\text{CCO}} = 1.8V$		35	_	80	ns
_	CLKOUT to $\overline{\text{CEO}}$ delay when $V_{\text{CCO}} = 2.5 \text{V}$ or 3.3 V		_	_	20	ns
T <sub>COCE</sub>	CLKOUT to CEO delay when V <sub>CCO</sub> = 1.8V		-	-	20	ns
T <sub>CODF</sub>	CLKOUT to output float delay when V <sub>CCO</sub> = 2.5V or 3.3V		_	_	25	ns
	CLKOUT to output float delay when V <sub>CCO</sub> = 1.8V	-	_	_	25	ns

#### Notes:

- AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P. 1.
- Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels. 2.
- 3. Guaranteed by design, not tested.
- 4. All AC parameters are measured with  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ .
- For cascaded PROMs, if the FPGA's dual-purpose configuration data pins are set to persist as configuration pins, the minimum period is increased based on the CLK to CEO and CE to data propagation delays:

   T<sub>CYC</sub> minimum = T<sub>OCK</sub> + T<sub>CE</sub> + FPGA Data setup time

   T<sub>CAC</sub> maximum = T<sub>OCK</sub> + T<sub>CE</sub>

  For cascaded PROMs, if the FPGA's dual-purpose configuration data pins become general I/O pins after configuration; to allow for the disable to propagate to the cascaded PROMs and to avoid contention on the data lines following configuration, the minimum period is increased based on the CE to CEO and CE to data propagation delays:

   T<sub>CYC</sub> minimum = T<sub>CYC</sub> + T<sub>CYC</sub>

   T<sub>CYC</sub> minimum = T<sub>CYC</sub> + T<sub>CYC</sub>

  - $T_{CYC}$  minimum =  $T_{OCE}$  +  $T_{CE}$   $T_{CAC}$  maximum =  $T_{OCK}$  +  $T_{CE}$



# **Pinouts and Pin Descriptions**

The XCFxxS Platform Flash PROM is available in the VO20 and VOG20 packages. The XCFxxP Platform Flash PROM is available in the VO48, VOG48, FS48, and FSG48 packages. For package drawings, specifications, and additional information, see *Device Package User Guide*, or the Xilinx Package Specifications.

#### Notes:

- 1. VO20/VOG20 denotes a 20-pin (TSSOP) Plastic Thin Shrink Small Outline Package.
- 2. VO48/VOG48 denotes a 48-pin (TSOP) Plastic Thin Small Outline Package.
- 3. FS48/FSG48 denotes a 48-pin (TFBGA) Plastic Thin Fine Pitch Ball Grid Array (0.8 mm pitch).

# **XCFxxS Pinouts and Pin Descriptions**

# XCFxxS VO20/VOG20 Pin Names and Descriptions

Table 13 provides a list of the pin names and descriptions for the XCFxxS 20-pin VO20/VOG20 package.

Table 13: XCFxxS Pin Names and Descriptions

Pin Name	Boundary Scan Order	Boundary-Scan Function	Pin Description	20-pin TSSOP (VO20/VOG20)
D.0	4	Data Out	D0 is the DATA output pin to provide data for configuring an	
D0	3	Output Enable	FPGA in serial mode. The D0 output is set to a high-impedance state during ISPEN (when not clamped).	1
CLK	0	Data In	Configuration Clock Input. Each rising edge on the CLK input increments the internal address counter if the CLK input is selected, $\overline{\text{CE}}$ is Low, and $\overline{\text{OE}/\text{RESET}}$ is High.	3
	20	Data In	Output Enable/Reset (Open-Drain I/O). When Low, this input	
OE/RESET	19	Data Out	holds the address counter reset and the DATA output is in a high-impedance state. This is a bidirectional open-drain pin	8
	18	Output Enable	that is held Low while the PROM completes the internal power-on reset sequence. Polarity is not programmable.	
CE	15	Data In	Chip Enable Input. When $\overline{\text{CE}}$ is High, the device is put into low-power standby mode, the address counter is reset, and the DATA pins are put in a high-impedance state.	10
	22	Data Out	Configuration Pulse (Open-Drain Output). Allows JTAG	
CF	21	Output Enable	CONFIG instruction to initiate FPGA configuration without powering down FPGA. This is an open-drain output that is pulsed Low by the JTAG CONFIG command.	7
	12	Data Out	Chip Enable Output. Chip Enable Output (CEO) is connected	
CEO	11	Output Enable	to the $\overline{CE}$ input of the next PROM in the chain. This output is Low when $\overline{CE}$ is Low and $\overline{OE/RESET}$ input is High, AND the internal address counter has been incremented beyond its Terminal Count (TC) value. $\overline{CEO}$ returns to High when $\overline{OE/RESET}$ goes Low or $\overline{CE}$ goes High.	13
TMS	-	Mode Select	JTAG Mode Select Input. The state of TMS on the rising edge of TCK determines the state transitions at the Test Access Port (TAP) controller. TMS has an internal 50 K $\Omega$ resistive pull-up to V <sub>CCJ</sub> to provide a logic 1 to the device if the pin is not driven.	5
тск	-	Clock	JTAG Clock Input. This pin is the JTAG test clock. It sequences the TAP controller and all the JTAG test and programming electronics.	6
TDI	_	Data In	JTAG Serial Data Input. This pin is the serial input to all JTAG instruction and data registers. TDI has an internal 50 K $\Omega$ resistive pull-up to $V_{CCJ}$ to provide a logic 1 to the device if the pin is not driven.	4



Table 13: XCFxxS Pin Names and Descriptions (Cont'd)

Pin Name	Boundary Scan Order	Boundary-Scan Function	Pin Description	20-pin TSSOP (VO20/VOG20)	
TDO	-	Data Out	JTAG Serial Data Output. This pin is the serial output for all JTAG instruction and data registers. TDO has an internal 50 K $\Omega$ resistive pull-up to V <sub>CCJ</sub> to provide a logic 1 to the system if the pin is not driven.	17	
VCCINT	_	<ul> <li>+3.3V Supply. Positive 3.3V supply voltage for internal logic.</li> </ul>		18	
vcco	-	_	+3.3V, 2.5V, or 1.8V I/O Supply. Positive 3.3V, 2.5V, or 1.8V supply voltage connected to the output voltage drivers and input buffers.	19	
ACC1	-	_	+3.3V or 2.5V JTAG I/O Supply. Positive 3.3V or 2.5V supply voltage connected to the TDO output voltage driver and TCK, TMS, and TDI input buffers.	20	
GND	-	_	Ground	11	
DNC	-	_	Do not connect. (These pins must be left unconnected.) 2, 9, 12		

# XCFxxS VO20/VOG20 Pinout Diagram




Figure 19: VO20/VOG20 Pinout Diagram (Top View) with Pin Names



# **XCFxxP Pinouts and Pin Descriptions**

# XCFxxP VO48/VOG48 and FS48/FSG48 Pin Names and Descriptions

Table 14 provides a list of the pin names and descriptions for the XCFxxP 48-pin VO48/VOG48 and 48-pin FS48/FSG48 packages.

Table 14: XCFxxP Pin Names and Descriptions (VO48/VOG48 and FS48/FSG48)

Pin Name	Boundary- Scan Order	Boundary- Scan Function	Pin Description	48-pin TSOP (VO48/ VOG48)	48-pin TFBGA (FS48/ FSG48)
D0	28	Data Out		28	H6
DO	27	Output Enable		20	110
D1	26	Data Out		29	H5
וטו	25	Output Enable		29	115
D2	24	Data Out	D0 is the DATA output pin to provide data for configuring an	32	E5
D2	23	Output Enable	FPGA in serial mode.	32	ES
D3	22	Data Out	D0-D7 are the DATA output pins to provide parallel data for configuring a Xilinx FPGA in SelectMap (parallel) mode.	33	D5
Do	21	Output Enable	The D0 output is set to a high-impedance state during ISPEN	33	DS
D4	20	Data Out	(when not clamped).	40	OF.
D4	19	Output Enable	The D1-D7 outputs are set to a high-impedance state during ISPEN (when not clamped) and when serial mode is selected	43	C5
DE	18	Data Out	for configuration. The D1-D7 pins can be left unconnected	4.4	Dr
D5	17	Output Enable	when the PROM is used in serial mode.	44	B5
DC	16	Data Out		47	۸۶
D6	15	Output Enable		47	A5
D.7	14	Data Out		40	4.0
D7	13	Output Enable		48	A6
CLK	01	Data In	Configuration Clock Input. An internal programmable control bit selects between the internal oscillator and the CLK input pin as the clock source to control the configuration sequence. Each rising edge on the CLK input increments the internal address counter if the CLK input is selected, $\overline{\text{CE}}$ is Low, OE/RESET is High, BUSY is Low (parallel mode only), and $\overline{\text{CF}}$ is High.	12	ВЗ
	04	Data In	Output Enable/Reset (Open-Drain I/O).		
05/ <del>DE05T</del>	03	Data Out	When Low, this input holds the address counter reset and the DATA and CLKOUT outputs are placed in a high-impedance		4.0
OE/RESET	02	Output Enable	state. This is a bidirectional open-drain pin that is held Low while the PROM completes the internal power-on reset sequence. Polarity is not programmable.	11	A3
CE	00	Data In	Chip Enable Input. When $\overline{\text{CE}}$ is High, the device is put into low-power standby mode, the address counter is reset, and the DATA and CLKOUT outputs are placed in a high-impedance state.	13	B4
CF	11	Data In	Configuration Pulse (Open-Drain I/O). As an output, this pin allows the JTAG CONFIG instruction to initiate FPGA configuration without powering down the FPGA. This is an		
	10	Data Out	open-drain signal that is pulsed Low by the JTAG CONFIG command. As an input, on the rising edge of CF, the current design revision selection is sampled and the internal address	6	D1
	09	Output Enable	counter is reset to the start address for the selected revision. If unused, the $\overline{CF}$ pin must be pulled High using an external 4.7 K $\Omega$ pull-up to $V_{CCO}$ .		



Table 14: XCFxxP Pin Names and Descriptions (VO48/VOG48 and FS48/FSG48) (Cont'd)

Pin Name	Boundary- Scan Order	Boundary- Scan Function	Pin Description	48-pin TSOP (VO48/ VOG48)	48-pin TFBGA (FS48/ FSG48)
CEO	06 05	Data Out Output Enable	Chip Enable Output. Chip Enable Output (CEO) is connected to the CE input of the next PROM in the chain. This output is Low when CE is Low and OE/RESET input is High, AND the internal address counter has been incremented beyond its Terminal Count (TC) value or the PROM does not contain any blocks that correspond to the selected revision. CEO returns to High when OE/RESET goes Low or CE goes High.	10	D2
EN_EXT_SEL	31	Data In	Enable External Selection Input. When this pin is Low, design revision selection is controlled by the Revision Select pins. When this pin is High, design revision selection is controlled by the internal programmable Revision Select control bits.	25	H4
REV_SEL0	30	Data In	Revision Select[1:0] Inputs. When the EN_EXT_SEL is Low,	26	G3
REV_SEL1	29	Data In	the Revision Select pins are used to select the design revision to be enabled, overriding the internal programmable Revision Select control bits. The Revision Select[1:0] inputs have an internal 50 K $\Omega$ resistive pull-up to V $_{\rm CCO}$ to provide a logic 1 to the device if the pins are not driven.	27	G4
BUSY	12	Data In	Busy Input. The BUSY input is enabled when parallel mode is selected for configuration. When BUSY is High, the internal address counter stops incrementing and the current data remains on the data pins. On the first rising edge of CLK after BUSY transitions from High to Low, the data for the next address is driven on the data pins. When serial mode or decompression is enabled during device programming, the BUSY input is disabled. BUSY has an internal 50 $\mbox{K}\Omega$ resistive pull-down to GND to provide a logic 0 to the device if the pin is not driven.	5	C1
CLKOUT	08	Data Out Output Enable	Configuration Clock Output. An internal Programmable control bit enables the CLKOUT signal, which is sourced from either the internal oscillator or the CLK input pin. Each rising edge of the selected clock source increments the internal address counter if data is available, $\overline{\text{CE}}$ is Low, and $\overline{\text{OE/RESET}}$ is High. Output data is available on the rising edge of CLKOUT. CLKOUT is disabled if $\overline{\text{CE}}$ is High or $\overline{\text{OE/RESET}}$ is Low. If decompression is enabled, CLKOUT is parked High when decompressed data is not ready. When CLKOUT is disabled, the CLKOUT pin is put into a high-Z state. If CLKOUT is used, then it must be pulled High externally using a 4.7 K $\Omega$ pull-up to V <sub>CCO</sub> .	9	C2
TMS	-	Mode Select	JTAG Mode Select Input. The state of TMS on the rising edge of TCK determines the state transitions at the Test Access Port (TAP) controller. TMS has an internal 50 K $\Omega$ resistive pull-up to V <sub>CCJ</sub> to provide a logic 1 to the device if the pin is not driven.	21	E2
тск	_	Clock	JTAG Clock Input. This pin is the JTAG test clock. It sequences the TAP controller and all the JTAG test and programming electronics.	20	НЗ
TDI	_	Data In	JTAG Serial Data Input. This pin is the serial input to all JTAG instruction and data registers. TDI has an internal 50 $K\Omega$ resistive pull-up to $V_{CCJ}$ to provide a logic 1 to the device if the pin is not driven.	19	G1
TDO	-	Data Out	JTAG Serial Data Output. This pin is the serial output for all JTAG instruction and data registers. TDO has an internal $50 \text{K}\Omega$ resistive pull-up to $V_{\text{CCJ}}$ to provide a logic 1 to the system if the pin is not driven.	22	E6



Table 14: XCFxxP Pin Names and Descriptions (VO48/VOG48 and FS48/FSG48) (Cont'd)

Pin Name	Boundary- Scan Order	Boundary- Scan Function	Pin Description	48-pin TSOP (VO48/ VOG48)	48-pin TFBGA (FS48/ FSG48)
VCCINT	-	-	+1.8V Supply. Positive 1.8V supply voltage for internal logic.	4, 15, 34	B1, E1, G6
VCCO	_	-	+3.3V, 2.5V, 1.8V, or 1.5V I/O Supply. Positive 3.3V, 2.5V, 1.8V, or 1.5V supply voltage connected to the output voltage drivers and input buffers.	8, 30, 38, 45	B2, C6, D6, G5
VCCJ	-	-	+3.3V or 2.5V JTAG I/O Supply. Positive 3.3V or 2.5V supply voltage connected to the TDO output voltage driver and TCK, TMS, and TDI input buffers.	24	H2
GND	-	-	Ground	2, 7, 17, 23, 31, 36, 46	A1, A2, B6, F1, F5, F6, H1
DNC	-	-	Do Not Connect. (These pins must be left unconnected.)	1, 3, 14, 16, 18, 35, 37, 39, 40, 41, 42	A4, C3, C4, D3, D4, E3, E4, F2, F3, F4, G2

## XCFxxP VO48/VOG48 Pinout Diagram




Figure 20: VO48/VOG48 Pinout Diagram (Top View) with Pin Names



## XCFxxP FS48/FSG48 Pin Names

## Table 15: XCFxxP Pin Names (FS48/FSG48)

Pin Number	Pin Name	Pin Number	Pin Name
A1	GND	E1	VCCINT
A2	GND	E2	TMS
A3	OE/RESET	E3	DNC
A4	DNC	E4	DNC
<b>A</b> 5	D6	E5	D2
A6	D7	E6	TDO
B1	VCCINT	F1	GND
B2	VCCO	F2	DNC
В3	CLK	F3	DNC
B4	CE	F4	DNC
B5	D5	F5	GND
В6	GND	F6	GND
C1	BUSY	G1	TDI
C2	CLKOUT	G2	DNC
C3	DNC	G3	REV_SEL0
C4	DNC	G4	REV_SEL1
C5	D4	G5	VCCO
C6	VCCO	G6	VCCINT
D1	CF	H1	GND
D2	CEO	H2	VCCJ
D3	DNC	НЗ	TCK
D4	DNC	H4	EN_EXT_SEL
D5	D3	H5	D1
D6	VCCO	H6	D0

# XCFxxP FS48/FSG48 Pinout Diagram





Figure 21: FS48/FSG48 Pinout Diagram (Top View)



# **Ordering Information**



# **Valid Ordering Combinations**

XCF01SVO20 C	XCF08PVO48 C	XCF08PFS48 C	XCF01SVOG20 C	XCF08PVOG48 C	XCF08PFSG48 C
XCF02SVO20 C	XCF16PVO48 C	XCF16PFS48 C	XCF02SVOG20 C	XCF16PVOG48 C	XCF16PFSG48 C
XCF04SVO20 C	XCF32PVO48 C	XCF32PFS48 C	XCF04SVOG20 C	XCF32PVOG48 C	XCF32PFSG48 C

# **Marking Information**




Figure 22 through Figure 24 illustrate the part markings for each available package.

**Note:** Package types can differ from the samples shown.




Figure 22: 20-Pin TSSOP Marking




Figure 23: 48-Pin TSOP Marking




Figure 24: 48-Pin TFBGA Marking



# **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
04/29/03	1.0	Xilinx Initial Release.
06/03/03	1.1	Made edits to all pages.
11/05/03	2.0	Major revision.
11/18/03	2.1	Pinout corrections as follows:
11/16/03	2.1	<ul> <li>Table 14:</li> <li>◆ For VO48 package, removed 38 from VCCINT and added it to VCCO.</li> <li>◆ For FS48 package, removed pin D6 from VCCINT and added it to VCCO.</li> <li>Table 15 (FS48 package):</li> <li>◆ For pin D6, changed name from VCCINT to VCCO.</li> <li>◆ For pin A4, changed name from GND to DNC.</li> <li>• Figure 16 (VO48 package): For pin 38, changed name from VCCINT to VCCO.</li> </ul>
12/15/03	2.2	<ul> <li>Added specification (4.7kΩ) for recommended pull-up resistor on OE/RESET pin to section</li> </ul>
		<ul> <li>"Reset and Power-On Reset Activation," page 24.</li> <li>Added paragraph to section "Standby Mode," page 25, concerning use of a pull-up resistor and/or buffer on the DONE pin.</li> </ul>
05/07/04	2.3	Section "Features," page 1: Added package styles and 33 MHz configuration speed limit to itemized features.
		• Section "Description," page 1 and following: Added state conditions for $\overline{CF}$ and BUSY to the descriptive text.
		• Table 2, page 3: Updated Virtex-II configuration bitstream sizes.
		Section "Design Revisioning," page 10: Rewritten.
		<ul> <li>Section "PROM to FPGA Configuration Mode and Connections Summary," page 12 and following, five instances: Added instruction to tie CF High if it is not tied to the FPGA's PROG_B (PROGRAM) input.</li> </ul>
		• Figure 6, page 16, through Figure 13, page 23: Added footnote indicating the directionality of the CF pin in each configuration.
		• Section "I/O Input Voltage Tolerance and Power Sequencing," page 24: Rewritten.
		<ul> <li>Table 12, page 25: Added CF column to truth table, and added an additional row to document the Low state of CF.</li> </ul>
		<ul> <li>Section "Absolute Maximum Ratings," page 26: Revised V<sub>IN</sub> and V<sub>TS</sub> for 'P' devices.</li> </ul>
		<ul> <li>Section "Supply Voltage Requirements for Power-On Reset and Power-Down," page 26:</li> <li>Revised footnote callout number on T<sub>OER</sub> from Footnote (4) to Footnote (3).</li> <li>Added Footnote (2) callout to T<sub>VCC</sub>.</li> </ul>
		<ul> <li>Section "Recommended Operating Conditions," page 27:</li> </ul>
		<ul> <li>Added Typical (Typ) parameter columns and parameters for V<sub>CCINT</sub> and V<sub>CCO</sub>/V<sub>CCJ</sub>.</li> <li>Added 1.5V operation parameter row to V<sub>IL</sub> and V<sub>IH</sub>, 'P' devices.</li> <li>Revised V<sub>IH</sub> Min, 2.5V operation, from 2.0V to 1.7V.</li> </ul>
		◆ Added parameter row T <sub>IN</sub> and Max parameters
		(Continued on next page)  On attinued to next page
		Section "DC Characteristics Over Operating Conditions," page 28:      Added parameter row and parameters for parallel configuration made, 'P' devices, to I.
		<ul> <li>Added parameter row and parameters for parallel configuration mode, 'P' devices, to I<sub>CCO</sub>.</li> <li>Added Footnote (1) and Footnote (2) with callouts in the Test Conditions column for I<sub>CCJ</sub>, I<sub>CCINTS</sub>, I<sub>CCOS</sub>, and I<sub>CCJS</sub>, to define active and standby mode requirements.</li> <li>Section "AC Characteristics Over Operating Conditions," page 29:</li> </ul>
		<ul> <li>Corrected description for second T<sub>CAC</sub> parameter line to show parameters for 1.8V V<sub>CCO</sub>.</li> <li>Revised Footnote (7) to indicate V<sub>CCO</sub> = 3.3V.</li> <li>Applied Footnote (7) to second T<sub>CYC</sub> parameter line.</li> </ul>
		<ul> <li>Section "AC Characteristics Over Operating Conditions When Cascading," page 36: Revised Footnote (5)T<sub>CYC</sub> Min and T<sub>CAC</sub> Min formulas.</li> </ul>
		• Table 14, page 39:
		<ul> <li>Added additional state conditions to CLK description.</li> <li>Added function of resetting the internal address counter to CF description.</li> </ul>



07/20/04	2.4	Added Pb-free package options VOG20, FSG48, and VOG48.
01/20/04	2.4	Figure 6, page 16, and Figure 7, page 17: Corrected connection name for FPGA DOUT  Figure 6, page 16, and Figure 7, page 17: Corrected connection name for FPGA DOUT
		(OPTIONAL Daisy-chained Slave FPGAs with different configurations) from DOUT to DIN.
		Section "Absolute Maximum Ratings," page 26: Removed parameter T <sub>SOL</sub> from table. (T <sub>SOL</sub> )
		information can be found in <i>Package User Guide</i> .)
		Table 2, page 3: Removed reference to XC2VP125 FPGA.
10/18/04	2.5	Table 1, page 1: Broke out V <sub>CCO</sub> / V <sub>CCJ</sub> into two separate columns.
		Table 9, page 9: Added clarification of ID code die revision bits.  This is a second of the code
		Table 10, page 10: Deleted T <sub>CKMIN2</sub> (bypass mode) and renamed T <sub>CKMIN1</sub> to T <sub>CKMIN</sub> .  Table "I" and "I are a second and the second and
		<ul> <li>Table "Recommended Operating Conditions," page 27: Separated V<sub>CCO</sub> and V<sub>CCJ</sub> parameters</li> </ul>
		<ul> <li>Table "DC Characteristics Over Operating Conditions," page 28:</li> <li>Added most parameter values for XCF08P, XCF16P, XCF32P devices.</li> </ul>
		<ul> <li>Added Footnote (1) to I<sub>CCO</sub> specifying no-load conditions.</li> </ul>
		<ul> <li>Table "AC Characteristics Over Operating Conditions," page 29:</li> </ul>
		◆ Added most parameter values for XCF08P, XCF16P, XCF32P devices.
		◆ Expanded Footnote (1) to include XCF08P, XCF16P, XCF32P devices.
		<ul> <li>Added Footnote (8) through (11) relating to CLKOUT conditions for various parameters.</li> </ul>
		♦ Added rows to T <sub>CYC</sub> specifying parameters for parallel mode.
		◆ Added rows specifying parameters with decompression for T <sub>CLKO</sub> , T <sub>COH</sub> , T <sub>FF</sub> , T <sub>SF</sub>
		◆ Added T <sub>DDC</sub> (setup time with decompression).
		Table "AC Characteristics Over Operating Conditions When Cascading," page 36:
		<ul> <li>Added most parameter values for XCF08P, XCF16P, XCF32P devices.</li> </ul>
		<ul> <li>Separated Footnote (5) into Footnotes (5) and (6) to specify different derivations of T<sub>CYC</sub>, depending on whether dual-purpose configuration pins persist as configuration pins, or become general I/O pins after configuration.</li> </ul>
03/14/05	2.6	Added Virtex-4 LX/FX/SX configuration data to Table 2.
		Corrected Virtex-II configuration data in Table 2.
		Corrected Virtex-II Pro configuration data in Table 2.
		Added Spartan-3L configuration data to Table 2.
		Added Spartan-3E configuration data to Table 2.
		Paragraph added to FPGA Master SelectMAP (Parallel) Mode (1), Page 13.
		Changes to DC Characteristics
		◆ T <sub>OER</sub> changed, Page 28.
		<ul> <li>I<sub>OL</sub> changed for V<sub>OL</sub>, Page 28.</li> </ul>
		<ul> <li>V<sub>CCO</sub> added to test conditions for I<sub>IL</sub>, I<sub>ILP</sub> I<sub>IHP</sub> and II<sub>H</sub>, Page 28. Values modified for I<sub>ILP</sub> and I<sub>IHP</sub>.</li> </ul>
		Changes to AC Characteristics
		<ul> <li>◆ T<sub>LC</sub> and T<sub>HC</sub> modified for 1.8V, Page 32.</li> </ul>
		<ul> <li>New rows added for T<sub>CEC</sub> and T<sub>OEC</sub>, Page 31.</li> </ul>
		Minor changes to grammar and punctuation.
		Added explanation of "Preliminary" to DC and AC Electrical Characteristics.
07/11/05	2.7	Move from "Preliminary" to "Product Specification"
		Corrections to Virtex-4 configuration bitstream values
		• Minor changes to Figure 7, page 17, Figure 12, page 22, Figure 13, page 23, and Figure 16, page 31
		Change to "Internal Oscillator," page 10 description
		Change to "CLKOUT," page 10 description



10/00/05	0.0	HILLIAN C. L. CHEFF 1110 A. D. L. C. (ITAC) II
12/29/05	2.8	Update to the first paragraph of "IEEE 1149.1 Boundary-Scan (JTAG)," page 7.  Added ITAC countingers page 7.  Added ITAC countingers page 7.
		<ul> <li>Added JTAG cautionary note to Page 7.</li> <li>Corrected logic values for Erase/Program (ER/PROG) Status field, IR[4], listed under "XCFxxP Instruction Register (16 bits wide)," page 7.</li> </ul>
		Sections "XCFxxS and XCFxxP PROM as Configuration Slave with CLK Input Pin as Clock Source," page 29, "XCFxxP PROM as Configuration Master with CLK Input Pin as Clock Source," page 31 and "XCFxxP PROM as Configuration Master with Internal Oscillator as Clock Source," page 34 added to "AC Characteristics Over Operating Conditions," page 29.
		<ul> <li>Notes for Figure 6, page 16, Figure 7, page 17, Figure 8, page 18, Figure 9, page 19, Figure 10, page 20, Figure 11, page 21, Figure 12, page 22, and Figure 13, page 23 updated to specify the need for a pull-up resistor if CF is not connected to PROGB.</li> </ul>
		Enhanced description under section "CLKOUT," page 10.
		<ul> <li>Enhanced description on design revision sampling under section "Design Revisioning," page 10.</li> <li>Figure 4 and Figure 5 renamed to Table 7, page 8 and Table 8, page 8 respectively. All tables, figures, and table and figure references renumber this point forward.</li> </ul>
		<ul> <li>Value for "ICCINT," page 28 updated from 5mA to 1mA for XCFxxP.</li> </ul>
		<ul> <li>Block diagram in Figure 2, page 2 updated to show clock source muxing and route clocking to all functional blocks.</li> </ul>
05/09/06	2.9	Added Virtex-5 LX support to Table 2, page 3.
		<ul> <li>"VIL" maximum for 2.5V operation in "Recommended Operating Conditions," page 27 updated to match LVCMOS25 standard.</li> </ul>
12/08/06	2.10	Added Virtex-5 LXT support to Table 2, page 3.
		Defined reprogramming operation requirements in "Programming," page 5.
		Corrected statements regarding the FPGA BUSY pin and corrected various references.
02/01/07	2.11	Removed Spartan-3L support and added Spartan-3A and Virtex-5 SXT support to Table 2, page 3.
		Corrected Spartan-3E bitstream sizes in Table 2, page 3.  Corrected Spartan-3E bitstream sizes in Table 10, page 3.  Corrected Spartan-3E bitstream sizes in Table 10, page 3.
		<ul> <li>Correct supported voltages for "VCCJ" in Table 13, page 37, "VCCO" and "VCCJ" in Table 14, page 39.</li> </ul>
03/30/07	2.11.1	Added Spartan-3A DSP support to Table 2, page 3.
01/28/08	2.12	Added support for XC5VLX155, XC5VLX20T, and XC5VLX155T.
		<ul> <li>Updated JTAG TAP timing specifications in Table 10, page 9 to reflect improved performance.</li> <li>Tied FPGA CS_B and FPGA RDWR_B to GND in the FPGA SelectMAP schematics (Figure 9, page 19, Figure 10, page 20 Figure 11, page 21, and Figure 13, page 23) to ensure valid logic Low.</li> <li>Hardwired external oscillator to FPGA CCLK in the FPGA slave mode schematics (Figure 7, page 17, Figure 10, page 20, Figure 12, page 22, and Figure 13, page 23).</li> </ul>
		<ul> <li>Added marking templates (Figure 22, page 44, Figure 23 and Figure 24), and corrected marks for 48-pin TFBGA packages in "Marking Information," page 43.</li> </ul>
		Other edits and updates made.
		Updated document template.
	_	Updated URLs.
03/31/08	2.13	Added Virtex-5 FX FPGA support to Table 2, page 3.  Ourset of the office of the address of the support of
		<ul> <li>Corrected markings for all packaging (Figure 22, page 44, Figure 23, and Figure 24).</li> <li>Added note regarding variances in packaging and marking to Page 44.</li> </ul>
04/03/08	0.10.1	
04/03/08	2.13.1	<ul><li>Corrected typo.</li><li>Updated trademark notations.</li></ul>
		Specifical additional modulions.

## **Notice of Disclaimer**

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.