

#### Operating Systems Design - 19CS2106S, 19CS2106A Home Assignment - CO-III

1. Assume that memory contains only three frames. Initially all three frames are empty. The page reference string is 7,0,1,2,0,3,0,4,2,3,0,3,2,1,2,0,1,7,0,1. Find how many page faults occurs using FIFO, **Optimal Page replacement, and Least Recently Used** algorithms. Pictorially show which pages are replaced.



LRU (Least Recently Used)
Reference string:



2. Consider the following page reference string:

 $1,\,2,\,3,\,4,\,2,\,1,\,5,\,6,\,2,\,1,\,2,\,3,\,7,\,6,\,3,\,2,\,1,\,2,\,3,\,6.$ 

How many page faults would occur for the following replacement algorithms, assuming one, two, three, four, five, six, or seven frames? Remember all frames are initially empty, so your first unique pages will all cost one fault each.

- LRU replacement
- FIFO replacement
- Optimal replacement
- Clock replacement

2. Given page reférence string:

1,2,3,4,2,1,5,6,2,1,2,3,7,6,3,2,1,2,3,6

[RU] -> Frame-1

20 page faults

Element	1	2	3	4	2	1	1	6	2	1	2	3	7	6	3	2	1	2	3	6
Frame-1	1	2	3	4	2	1	5	6	2	1	2	3	7	6	3	2	1	2	3	6

Frame - 2

18 page fautts

Flement	1	2	3	4	2	ľ	5	6	2	1.	2	3	7	6	3	2	1	2	3
Frame-1		-	3		2		5	1	2	10	NF		7		3	anglescar.	1	-	3
Frame-2		2		4		٠ (		6		ı		3		6		2			

Frame-3

is page faults

Element	1	2	3	4	2	1	5	6	2	ι	2	3	7	6	3	2	(	2	3	6
Frame-1	1			4.			5			1			7	1		2		NF		-
Frame-2		2			NF			6				3		ą l	NF	-	The state of the s		NF	-
frame-3	1		3			1			2_		NF	-		6				, V		6

Frame-4, 10 page Paults

lement	1	2	3	4	2	1	5.	6	2	1	2	3	7	6	3	2	l	2	3	6
Frame-1	1		A PRODUCTION OF THE PERSON OF			NF				M				6	- Control	AND SHOP	gestations			-
Framer		2			NF				NF		NF					ΝF		NF		
Frame-3		-	3				5				a fee	3			NP				MP	
Frame-4	ed	wit	0	4				6					7				1			en de

Flement	1	2	3	14	2	1	5	6	2	1	2	3	7	6	3	21	2	3	6
frame-1	1			1		NF			9.1	N.F	-		-			NE	4	)	
frame-2	2	2	. 63		NF				NF		14				licopec.	MA	7		
Frame 3	*	- 4	3	1	. 1	-	in and					46	And the Control of th		N. P.	-	Z	15	
Frame-4				4	-				mode		-	7	, g		41,		The state of	MF	
Frame-5	4	ida	1		)		5	1	1 8		-		-	-			_		
frame-6								6		Carpet Contractor		-	******	ME				1	NF
Frame-7								;		1			7			-	Mary Transfer Inc.	- 10m	67,

like above we will calculate faults for FIPO, OPTIMAL & CIOCK Replacement pages

	The state of the s	Tang and		
		No. of	faults.	
	LPU	FIFO	OPTIMAL	CLOCK
Frame-1	20	to	20	20
frame-2	18	18	Ir	17
Frame-3		116		14
Frame-4	10	14	8	10
Frame-5	8	10	7	10
Frame-6	7	10	7	7
Frame-7	7	7	7	7
一种 · · · · · · · · · · · · · · · · · · ·	Total Street Str	The same of the sa	THE RESERVE OF THE PARTY OF THE	the state of the second of the



element	1	2	3	4	2	1	5	6	2.	1	2	13	7	6	3	2	1	23
Frame-1	1		-			NF	-			Nſ		156						
Frame-2		2			NF				ME		Mr		11			NF		
Frame-3	7		3	1			The second second		1			NF	1		MF		NI	
Frame-4				4			5		13	10			7		,	-	(2) (	jed.
Frame-5								6	1	,	1 -	<u>Li</u>	1	NF		Action and the	Mary and a second	NF

flement	1	2	3	4	2	1	1	6	2	1	2	3	7	6	3	2	1	2	3	6
Frame -1	1					NF			-	NF	1		-				NF	70		1
Frame-2		2							NF		NF		or.	1		NF	A CONTRACTOR OF THE PARTY OF TH	NF		
Frame-3			3		* .				5 T. P.			NF		•	NF				NF	
Frame-4				4	74.	-		-	79.27	Sanction.	1	-	10	April 1975					*	-1722
Frame-5		A Service of the Serv					5		4	George Control	1		7	1			1		,	i de la composición dela composición de la composición de la composición dela composición dela composición dela composición de la composición de la composición dela composición de la composición de la composición dela c
Frame-6			T- P- Deserven				-	6						NF					-	NF


3. Consider a disk queue with requests for I/O to blocks on cylinders 98, 183, 41, 122, 14, 124, 65, 67. The FCFS scheduling algorithm is used. The head is initially at cylinder number 53. The cylinders are numbered from 0 to 199. The total head movement (in number of cylinders) incurred while servicing these requests is \_\_\_\_\_\_.


3. Total head movements increased while serving this requests

$$= (98-53) + (183-98) + (183-41) + (122-41)$$

$$+ (122-(14) + (124-14) + (124-68) +$$

$$(67-67) +$$





4. SCAN is an algorithm that will service requests to the nearest end. Usually tracks start at 0 and the end track is given.

For example, if the head is currently at 180 - it will go to 199 and service all requests in that direction. queue = 98, 183, 37, 122, 14, 124, 65, 67 start = 53 end = 199 For the given data, calculate the total head movement

5. C-SCAN algorithm is very similar to SCAN in the sense that it will still go and hit the closest end but it "jumps" to the other end and services going in the opposite direction.

For example, if the head starts at 100 - it will service all requests down to 0. But then "jump" up to 199 and service all requests going back down to 0. You should not include the distance of the "jump" in the total head movements.

queue = 98, 183, 37, 122, 14, 124, 65, 67

start = 53 end = 199

For the given data, calculate the total head movement

T. C-SCAN

6. The LOOK algorithm is similar to SCAN but allows you to "look ahead" and not require you to end the end or beginning. This will save you head movements.

queue = 98, 183, 37, 122, 14, 124, 65, 67

start = 53 end = 199

For the given data, calculate the total head movement

7. The C-LOOK algorithm works similar to C-SCAN where it "jumps" but just like in LOOK it will not go to the end. It will "look" ahead to determine where it needs to go and stop.

queue = 98, 183, 37, 122, 14, 124, 65, 67

start = 53 end = 199

For the given data, calculate the total head movement



8. What if you wanted to run a program that needs more memory than you have? Consider a machine with 64 MB physical memory and a 32-bit virtual address space. If the page size is 4KB, what is the approximate size of the page table?

More RAM than there is a variable it starts to use to called "page file" a substitute of RAM that is actually a file on the harddisk. As the HDD is usually much better Nower than RAM, the program performance get worse, but it still works.

No of entires in pagetable

(Virtual address spacesize)/(page fize)

using above formula, we can see that there will be

(232-12) = 20 entries in pagetable:

No of bits required to address 64MB physical memory = 16

physical memory = 16

so there will be 226-12 2" page frames
in . Therefore each page constains 14

bits address of page frame and 1 bit for

valid - invalid bit

take each page table entry as 16 bits consciously is a byte addressible to we take each page table of page table is

- 9. Consider a simple system running a single process. The size of physical frames and logical pages is 16 bytes. The RAM can hold 3 physical frames. The virtual addresses of the process are 6 bits in size. The program generates the following 20 virtual address references as it runs on the CPU: 0, 1, 20, 2, 20, 21, 32, 31, 0, 60, 0, 0, 16, 1, 17, 18, 32, 31, 0, 61. (Note: the 6-bit addresses are shown in decimal here.) Assume that the physical frames in RAM are initially empty and do not map to any logical page.
  - (a) Translate the virtual addresses above to logical page numbers referenced by the process. That is, write down the reference string of 20 page numbers corresponding to the virtual address accesses above. Assume pages are numbered starting from 0, 1, ...
  - (b) Calculate the number of page faults genrated by the accesses above, assuming a FIFO page replacement algorithm. You must also correctly point out which page accesses in the reference string shown by you in part (a) are responsible for the page faults.
  - (c) Repeat (b) above for the LRU page replacement algorithm.
  - (d) What would be the lowest number of page faults achievable in this example, assuming an optimal page replacement algorithm were to be used? Repeat (b) above for the optimal algorithm.

- q.(a) For 6 bit virtual addresses and q
  bit page officers (page size 16 bytes)

  The most significant 2 bits of a virtual address will represent page number to Reference string is 0,0,1,0,11,2,1,0,3

  (repeated again)
- (b) page faults with FIFO = 8. page faults on 0,1,2,3 (replaced 0),0 (replaced 1) 1 (replaced 2), 2 (replaced 3), 3
- (c) page faults with LRU = 6. page faults on 0,1,2,3 (replaced 2), 2 (replaced 3),3.
- (d) The optimum algorithm will replace page least libely to be used in future, and would like Lev above

10. Consider a system with only virtual addresses, but no concept of virtual memory or demand paging. Define total memory access time as the time to access code/data from an address in physical memory, including the time to resolve the address (via the TLB or page tables) and the actual physical memory access itself. When a virtual address is resolved by the TLB, experiments on a machine have empirically observed the total memory access time to be (an approximately constant value of) t<sub>h</sub>. Similarly, when the virtual address is not in the TLB, the total memory access time is observed to be tm. If the average total memory access time of the system (averaged across all memory accesses, including TLB hits as well as misses) is observed to be t<sub>x</sub>, calculate what fraction of memory addresses are resolved by the TLB. In other words, derive an expression for the TLB hit rate in terms of t<sub>h</sub>, t<sub>m</sub>, and t<sub>x</sub>. You may assume t<sub>m</sub> > t<sub>h</sub>.

10. We have 
$$tx = hxtht(1-h)xtm$$

to  $th = \frac{tm-tx}{tm,th}$ 

11. Consider a system with a 6 bit virtual address space, and 16 byte pages/frames. The mapping from virtual page numbers to physical frame numbers of a process is (0,8), (1,3), (2,11), and 4 (3,1). Translate the following virtual addresses to physical addresses. Note that all addresses are in decimal. You may write your answer in decimal or binary.

12. Consider a system with several running processes. The system is running a modern OS that uses virtual addresses and demand paging. It has been empirically observed that the memory access times in the system under various conditions are: t1 when the logical memory address is found in TLB cache, t2 when the address is not in TLB but does not cause a page fault, and t3 when the address results in a page fault. This memory access time includes all overheads like page fault servicing and logical-to-physical address translation. It has been observed that, on an average, 10% of the logical address accesses result in a page fault. Further, of the remaining virtual address accesses, two-thirds of them can be translated using the TLB cache, while one-third require walking the page tables. Using the information provided above, calculate the average expected memory access time in the system in terms of t1, t2, and t3.

13. Consider an operating system that uses 48-bit virtual addresses and 16KB pages. The system uses a hierarchical page table design to store all the page table entries of a process, and each page table entry is 4 bytes in size. What is the total number of pages that are required to store the page table entries of a process, across all levels of the hierarchical page table?

1s. page lize = 2" bytes

so no of pagetable entries = 
$$\frac{2}{2^{14}}$$
 =  $\frac{2}{2^{14}}$ 

Fach page can stole  $\frac{18 \text{ kis}}{4}$  =  $\frac{2^{12}}{2^{14}}$  entries

to, no of innermost pages =  $\frac{34}{2^{12}} = 2^{22}$ 

Now pointers to all innermost pages
must be stored in next level page
table to, next level of page table has

Finally a page can stole all 2 page table entrés. so, outermost level has one page

table entries is 22 + 20 + 1

14. Consider a 64-bit system running an OS that uses hierarchical page tables to manage virtual memory. Assume that logical and physical pages are of size 4KB and each page table entry is 4 bytes in size.

15. Consider a system with 16 bit virtual addresses, 256 byte pages, and 4 byte page table entries. The OS builds a multi-level page table for each process. Calculate the maximum number of pages required to store all levels of the page table of a process in this system.

No of PTE's per process = 
$$\frac{2^{16}}{2^{8}}$$
 =  $2^{6}$ 

No of PTE's per page =  $\frac{2^{1}}{2^{1}}$  =  $2^{6}$ 

No of inner page table pages =  $\frac{2^{1}}{2^{6}}$  =  $2^{1}$ 

which requires one outer page directory to total pages =  $\frac{2^{1}}{2^{6}}$  =  $\frac{2^{1}}{2^{6}}$ 

16. Consider a virtual memory system with physical memory of 8GB, a page size of 8KB and 46 bit virtual address. Assume every page table exactly fits into a single page. If page table entry size is 4B then how many levels of page tables would be required.

16. page size = 8KB = 2B virtual address. space size = 26B

PTE = 48 = 2 B

no of pages or no of entires in pagetable = (virtual address space like) ( (page like)

 $= 2^{46} B/L^{13} B$ 



size of table

= (no of enties in pagetable) \* (size of PTE)= 2 \* 2 B = 2 B

To vicate one more level, like of page table? page size

no of pagetable in last level,

= 2 1/213 = 222

Base address of these tables are store in pagetable (2 last level)

lize of pagetable [se cond last level]
= 22 x 2 = 2 B

To create one more revel,

size of pagetable [2" last level] > page

Nover page tables in scoond lost levels

Base address of these tables are stored in page tab (3rd last level)

Bize of pagetable (3rd last level)
= 2 × 2B = 2B = page size

, 3 levels an required

17. A certain computer system has the segmented paging architecture for virtual memory. The memory is byte addressable. Both virtual and physical address spaces contain 216 bytes each. The virtual address space is divided into 8 non-overlapping equal size segments. The memory management unit (MMU) has a hardware segment table, each entry of which contains the physical address of the page table for the segment. Page tables are stored in the main memory and consists of 2 byte page table entries. Assume that each page table entry contains (besides other information) 1 valid bit, 3 bits for page protection and 1 dirty bit. How many bits are available in page table entry for storing the aging information for the page? Assume that page size is 512 bytes.

17: Given virtual address space process size 2 B physical address space = Man manury = 26 B process is divided into I equal like segment pagetable lize entry = 2 bytes = 16 bits pagetable entry besides other information contains 1 valid bit, 3 protection bits, I dirty bit, page size = 512 bytes No of frames in main memory No of frames in mainmemory = (like of mainmentory) / (page size) 2 216 bytes / 172 bytes Leures 2 bytes: 11 11 11 11 12 Thus no of bits required for frame identific - ation in pagestable entry = 7 bits. Norof bits available for storing aging info 2 no of bits in pagetable entry -( no of bits reg for frame identification) + I valid + 3 protection + 1 durty bits. 16 bits - (7+1+3+1) bits

18. A certain computer system has the segmented paging architecture for virtual memory. The memory is byte addressable. Both virtual and physical address spaces contain 216 bytes each. The virtual address space is divided into 8 non-overlapping equal size segments. The memory management unit (MMU) has a hardware segment table, each entry of which contains the physical address of the page table for the segment. Page tables are stored in the main memory and consists of 2 byte page table entries. What is the minimum page size in bytes so that the page table for a segment requires at most one page to store it? give the division of virtual address.

18. Given

virtual address space = 2'6 bytes

physical address space = 2'6 bytes

page table entry size = 2 bytes

let page size - n bytes

since page table has to be stored into single page, we must have size of page tables <= page size

Size of each segment x process size /

no of segments

1. 2 bytes/p = 2 bytes

= & ICB

not pages of each segment = size of segment page size

size of each page table - no of entires

2 novot pager that segment is divided

= & (k/n) + 2 bytes

= (6 k/n) bytes

page size = 16k/n bytes <= n bytes = 16k/n <= n

n2 > = 16 1c =)

CS Scanned with CamScanner  $n^2 > 2/4$ 

n >= 27

mm page size = 27 bytes = 120 bytes

Division of virtual address:

noof regments the process is divided = 8

no of bits - 3

no of pages a segment is divided =

agmenture page size

= 8 |CB / 128 by tes

= 213 bytes / 27 bytes

= 26 pages

no of bits = 6

no of bits reg for page offset

page size - 12d bytes - 2 bytes

no of bits = 7

Thus virtual address is divided as

K-3675 -\* 6 6 10 -> 7 6its ->

segmentation page no page offset

16 bits

virtual address

Scanned with CamScanner