

Report generated August 16, 2026 by the Chip Orchestra agentic RTL-to-GDSII pipeline.

Digital Object Identifier Chip Orchestra internal engineering report — task dbe7af46-366c-421b-8cf3-daa5a7ae6a

nano cgra 3x3 sobel accelerator v4: An AI-Generated ASIC with Golden-Model Verification on the GF180MCU Open PDK

CHIP ORCHESTRA AGENTIC PIPELINE¹

¹Chip Orchestra — AI-native digital IC orchestration platform (task dbe7af46-366c-421b-8cf3-daa5a7ae6a)

Generated automatically; review alongside the exported workspace bundle.

Every figure and number in this report is collected from the task workspace evidence (simulation logs, LibreLane metrics, rendered artifacts); nothing is hand-entered.

- ABSTRACT** This report documents an AI-generated application-specific integrated circuit implementing the following specification: “nano cgra 3x3 for sobel filter accelerator, i uploaded 2 images, 1 for you to understand the architecture of nano cgra what i want but for input output use UART, see it properly, and 1 for the reference image you build the sobel filter accelerator, uses 32x32 of that image, make sure the cropped image shows the road.”. The design (top module `nano_cgra_3x3_sobel_accelerator_v4`) comprises 14 Verilog modules and 2 on-chip memory images whose contents are derived in Python during generation and baked into the hardware. Verification is golden-model-first: the target algorithm is implemented in Python with the same weights and fixed-point arithmetic as the hardware, its output for the canonical input defines the desired output, and a deterministic value-by-value comparison gates the flow. The RTL output matches the golden model value-for-value on the canonical input and the design was placed and routed to a GDSII layout, closing timing on the 5.0V corner set of the GF180MCU open process design kit at a 35.3 MHz clock target.
- INDEX TERMS** AI-generated RTL, GF180MCU, golden-model verification, hardware accelerator, LibreLane, OpenROAD, RTL-to-GDSII

I. INTRODUCTION

CHIP Orchestra executes the complete RTL-to-GDSII lifecycle as an observable, gated pipeline: specification ingest, planning, RTL and testbench generation, simulation against a golden model, lint, synthesis, place-and-route, physical verification, sign-off and export. Large-language-model agents author the design collateral, while deterministic tooling — Icarus Verilog, Verilator, Yosys, OpenROAD [?], Magic [?], Netgen and KLayout, orchestrated by LibreLane [?] on the GF180MCU open PDK [?] — judges the result; failed judgements dispatch bounded auto-repair rounds.

The subject of this report was generated from the natural-language brief “nano cgra 3x3 for sobel filter accelerator, i uploaded 2 images, 1 for you to understand the architecture of nano cgra what i want but for input output use UART, see it properly, and 1 for the reference image you build the sobel filter accelerator, uses 32x32 of that image, make sure the cropped image shows the road.”. Section ?? describes the generated architecture, Section ?? the verification methodology and its evidence, Section ?? the hardware/software co-

verification of the finished interface, Section ?? the physical implementation results, and Section ?? the sign-off status and known limitations.

II. RELATED WORK

Streaming Sobel edge-detection accelerators with 3x3 line-buffer/window datapaths have been demonstrated on FPGAs in Verilog HDL, establishing the canonical algorithm-to-hardware mapping this chip follows. Coarse-grained reconfigurable arrays (CGRAs) as a compute substrate have been formalized by open-source frameworks such as OpenCGRA, which generate parameterizable tile grids of functional units; this design instantiates a small, fixed 3x3 CGRA rather than a general reconfigurable fabric. Open-source EDA flows and open PDKs have matured enough for full tapeout, as proven by the Basilisk RV64 SoC in IHP 130 nm, validating the open-source RTL-to-GDSII path used here. The UART-based streaming host interface follows well-known open UART cores and compact CNN-accelerator SoCs that feed pixel data over UART. The differentiator of this work is that it is an

AI-generated, golden-model-gated implementation of a 3x3 CGRA Sobel accelerator targeting an open PDK, combining the streaming line-buffer Sobel datapath, a fixed CGRA PE array, and UART I/O in a single taped-out chip.

The references in this section were located by automated literature search during report generation and are cited from the sources retrieved at that time; readers should consult the originals before relying on any comparison drawn here.

Designing SOBEL Edge Detection Using VLSI on FPGA [?]: Implements the same 3x3 Sobel convolution with line buffering and windowing in Verilog HDL on an FPGA; this chip follows the same algorithmic datapath but targets an ASIC CGRA with UART streaming I/O.

OpenCGRA: An Open-Source Framework for Modeling, Testing, and Evaluating CGRAs [?]: Defines a parameterizable CGRA generator producing synthesizable Verilog tile grids of functional units; this design uses a small fixed 3x3 CGRA inspired by that tile-based architecture.

Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design? [?]: Demonstrates a full open-source Yosys+OpenROAD EDA flow taped out in IHP's open 130 nm PDK, establishing the viability of the open-source RTL-to-GDSII path this chip also uses.

uart: Compact open-source UART RX/TX cores in Verilog [?]: Provides the reference baud-sampled UART receive/transmit architecture that this chip's uart_rx and uart_tx modules are modeled on for streaming pixel I/O.

cnn_chip: Compact CNN accelerator SoC with UART streaming I/O [?]: A small accelerator SoC that streams data over UART into a Verilog datapath, mirroring the host-interface style this Sobel accelerator uses to receive pixels and emit gradient magnitudes.

III. SYSTEM ARCHITECTURE

RTL Architecture — nano_cgra_3x3_sobel_accelerator_v4
 Generated for task nano_cgra_3x3_sobel_accelerator_v4 by the RLM deep agent, implementing the Python golden model in golden/. - Top module: nano_cgra_3x3_sobel_accelerator_v4 - Sub-toplevel(s): cgra_3x3, uart_rx, uart_tx - Leaf IPs: baud_gen, line_buffer, mmio_bus, nano_controller, params, pe, reset_sync, sobel_core, sram_32b, window_3x3 - Files: rtl/baud_gen.v, rtl/cgra_3x3.v, rtl/line_buffer.v, rtl/mmio_bus.v, rtl/nano_cgra_3x3_sobel_accelerator_v4.v, rtl/nano_controller.v, rtl/params.v, rtl/pe.v, rtl/reset_sync.v, rtl/sobel_core.v, rtl/sram_32b.v, rtl/uart_rx.v, rtl/uart_tx.v, rtl/window_3x3.v - Compile check: all clean yes - Structure: multi-file Verilog-2001, one module per file yes

The design decomposes into 14 synthesizable modules (Table ??) with 2 memory images holding the trained network parameters and the canonical stimulus. The parameters are part of the taped-out chip: they are derived in Python during generation, quantized to the RTL's fixed-point format, and loaded with \$readmemh.

TABLE 1. Module and Data-File Inventory

File	Role
rtl/baud_gen.v	Design module
rtl/cgra_3x3.v	Design module
rtl/line_buffer.v	Replay / experience buffer memory
rtl/mmio_bus.v	Design module
rtl/nano_cgra_3x3_sobel_accelerator_v4.v	Top-level integration (instantiates and wires all submodules)
rtl/nano_controller.v	Design module
rtl/params.v	Design module
rtl/params.vh	Shared parameter / macro header
rtl/pe.v	Design module
rtl/reset_sync.v	Design module
rtl/sobel_core.v	Control core / algorithm FSM
rtl/sobel_golden.mem	On-chip memory image (weights / bias / stimulus, \$readmemh)
rtl/sobel_input.mem	On-chip memory image (weights / bias / stimulus, \$readmemh)
rtl/sram_32b.v	Design module
rtl/uart_rx.v	Serial / host interface
rtl/uart_tx.v	Serial / host interface
rtl/window_3x3.v	Design module

TABLE 2. Golden Model Block Decomposition (Implemented Module-for-Module in Verilog)

Model	Tier	Role
baud_gen	IP	Design block
cgra_3x3	IP	Design block
line_buffer	IP	Design block
mmio_bus	IP	Design block
nano_controller	IP	Design block
params	IP	Design block
pe	IP	Design block
reset_sync	IP	Design block
sobel_core	IP	Design block
sram_32b	IP	Design block
uart_rx	IP	Design block
uart_tx	IP	Design block
window_3x3	IP	Design block

Fig. ?? shows how those modules are wired together at the chip level.

IV. GOLDEN REFERENCE MODEL

Before any hardware was written, the target algorithm was implemented in Python as an executable reference: one model per IP block, one per sub-toplevel, and a toplevel that composes them, each with its own test suite. The reference fixes every quantity the hardware must reproduce — bit widths, signedness, fixed-point formats, rounding and saturation behaviour, and the contents of the on-chip memory images. Its computed output was reviewed and approved by a human before RTL generation began, so the specification the hardware is measured against is one a person actually inspected.

The reference suite reports 52 of 52 tests passing. Per-module input/expected-output vectors were exported for 13 module(s) and become the expected values in the Verilog unit testbenches of Section ??, so each IP is checked against the reference rather than against a hand-guessed number.




FIGURE 1. Top-level connection diagram of `nano_cgra_3x3_sobel_accelerator_v4`, generated from the instantiations and net connectivity in the RTL. Rounded pins are the chip's own I/O; each arrow runs from the block that drives a net to the blocks that read it and is labelled with the net(s) it carries. Clock and reset reach every block and are omitted for clarity.



FIGURE 2. Canonical chip input derived deterministically from the attached specification image.

V. VERIFICATION METHODOLOGY AND EVIDENCE

A. GOLDEN-MODEL-FIRST FLOW

The canonical input is decoded deterministically from the attached specification image (Fig. ??). The golden model — the same algorithm, the same fixed-point arithmetic and the same weight images as the RTL, implemented in Python — computes the desired output (Fig. ??). The testbench drives the device under test with the canonical input, reconstructs the chip's result exclusively from DUT outputs, and dumps it with `$writememh` (Fig. ??). The simulation stage then performs a value-by-value comparison of the two memory images and fails on any mismatching cell; the testbench is forbidden from writing the golden file itself, and a stale chip output is deleted before every run. Only when the chip output equals the desired output may the flow proceed to hardening.

B. SIMULATION RESULTS

Table ?? summarizes the functional verification outcome.

VI. HARDWARE/SOFTWARE CO-VERIFICATION

Section ?? establishes that the RTL reproduces the golden model on the canonical stimulus compiled into the design. That is a statement about the datapath, not about the finished part: it exercises the device through a testbench written for it, with the input already resident in memory. The question a user of the chip asks is different — given a file and




FIGURE 3. Desired output computed by the Python golden model (same algorithm, weights and fixed-point arithmetic as the RTL).

TABLE 3. Functional Verification Results (Simulation and Lint)

Check	Result
compiled	yes
passed	yes
golden_match	yes
waveform	yes
signal_count	32
checked_files	14
clean	yes
warning_count	0

the physical interface the device actually exposes, does the correct result come back out?

This section documents the experiment that answers it. The top-level module's ports are read directly from the RTL to determine how the part is addressed; a host program




FIGURE 4. Chip output computed by the RTL and dumped by the testbench from the DUT; simulation passes only when it matches Fig. ?? value-for-value.




FIGURE 5. Top-level signal activity from the self-checking testbench run (activity-ranked traces from waves/design.vcd).

encodes an arbitrary user-supplied file into exactly that wire format; a generated interface bench replays the resulting bit stream against the unmodified device under test at the real frame timing; and the host program decodes the device's response and compares it, value for value, against what the same Python reference model computes for the same input. Software and hardware are therefore exercised as one system, on data that was never part of the design.

A. DETECTED HOST INTERFACE

Top module 'nano_cgra_3x3_sobel_accelerator_v4' ports: input clk, input rst_async_n, input data_i, output data_o. Interface is BIT-SERIAL (UART-style): payload enters on

TABLE 4. Host Interface Read From the Top-Level RTL

Property	Value
Interface class	SERIAL
Clock port	clk
Reset port	rst_async_n
Payload in	data_i
Payload out	data_o
Clock frequency (Hz)	50000000
Baud rate	115200
Clock cycles per bit	434
Sample width (bits)	8

TABLE 5. Hardware/Software Co-Verification Results

Quantity	Value
Bytes sent to the device	1024
Bytes returned by the device	900
Bytes expected by the model	900
Mismatching values	0
Largest absolute deviation	0
Reference entry point	golden/model/top.py::sobel_stream
Verdict	match

'data_i' and leaves on 'data_o', one bit per baud period of 434 clock cycles, 8 data bits per frame, LSB first, with a low start bit and a high stop bit. Data geometry: input 32x32, output 30x30 bytes.

B. THE GENERATED BRIDGE

The software half is sw/hsw/host_driver.py, which converts the user's file into the device's sample format and geometry, runs the reference model on the identical input to obtain the expected response, and re-assembles the device's reply into a viewable result. The hardware half is tb/hsw/nano_cgra_3x3_sobel_accelerator_v4_hsw_tb.v, which instantiates the device under test unchanged and carries those bytes onto its pins. Neither half may modify the design: this stage measures the chip, it does not repair it.

C. RESULT

The input for the run reported here was Screenshot_from_2026-08-01_05-48-03.png, supplied by the reviewer and not present anywhere in the design. It was encoded into 1024 bytes on the wire, and the device returned 900 bytes.

Every returned value matches the reference model, so the complete path — host encoding, serial transport, on-chip datapath, serial transport back and host decoding — is correct end to end for this input.

VII. MODULE DESCRIPTIONS AND GOVERNING EQUATIONS

Every module is shown with its interface symbol — ports, directions and bus widths taken straight from the Verilog declaration — alongside what it computes.

The chip is a streaming 3x3 Sobel edge-detection accelerator. A 32x32 unsigned 8-bit pixel frame arrives over UART;



FIGURE 6. User-supplied input as the host driver encoded it for the device.



FIGURE 7. Response the Python reference model computes for that input.

two line buffers and a 3x3 window assembler form each 3x3 neighborhood, a 9-PE CGRA (plus a bit-exact combinational Sobel core) computes the horizontal and vertical gradients G_x and G_y , and the saturated gradient magnitude $|G_x| + |G_y|$ is emitted as an unsigned 8-bit byte over UART for each of the 30x30 valid output positions. No full frame is buffered: every received pixel is shifted into the datapath and, once a valid window exists, the result is queued and transmitted immediately.



FIGURE 8. Response decoded from the bytes the device actually returned over its own interface; co-verification passes only when it equals Fig. ?? value-for-value.




FIGURE 9. Activity on the device's data pins during the transfer, windowed so individual frames are legible.

$$G_x = \begin{bmatrix} -1 & 0 & +1 \\ -2 & 0 & +2 \\ -1 & 0 & +1 \end{bmatrix} * W, \quad G_y = \begin{bmatrix} -1 & -2 & -1 \\ 0 & 0 & 0 \\ +1 & +2 & +1 \end{bmatrix} * W \quad (1)$$

$$G_x = -w_0 + w_2 - 2w_3 + 2w_5 - w_6 + w_8, \quad G_y = -w_0 - 2w_1 - w_2 + w_6 + 2w_7 + w_8 \quad (2)$$

$$y = \min(|G_x| + |G_y|, 255), \quad y \in [0, 255] \subset \mathbb{Z} \quad (3)$$

$$G_x, G_y \in [-510, +510] \subset \mathbb{Z}, \quad |G_x| + |G_y| \in [0, 1020] \quad (4)$$

A. PARAMS

Parameter-only module and shared macro header defining the single source of truth for all widths, the MMIO address map, and the Sobel kernel weights. It exists so every other module references identical constants via ‘include rather than hard-coding them. It contains no datapath logic.

Interface: no ports (parameter/macro definitions only) -> consumed by all modules via ‘include

B. RESET_SYNC

Two-flop reset synchronizer that produces a clean, synchronous active-low reset `rst_n` from the asynchronous external reset `rst_async_n`. It prevents metastability by holding




FIGURE 10. Interface of `reset_sync` (`reset_sync.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.




FIGURE 11. Interface of `baud_gen` (`baud_gen.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.




FIGURE 12. Interface of `uart_rx` (`uart_rx.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.

`rst_n` low until the async input has flushed through the two-stage shift register, then deasserting it on a clock edge.

Interface: `clk, rst_async_n -> rst_n`

C. BAUD_GEN

Baud-rate tick generator that divides the 50 MHz clock by 434 to produce a 1-cycle `baud_tick` pulse once per UART bit period at 115200 baud. It provides the bit-sampling cadence for the UART receiver and transmitter.

Interface: `clk, rst_n -> baud_tick`

$$N_{\text{div}} = \left\lfloor \frac{f_{\text{clk}}}{f_{\text{baud}}} \right\rfloor = \left\lfloor \frac{50,000,000}{115,200} \right\rfloor = 434 \quad (5)$$

$$\text{baud_tick} = 1 \iff \text{cnt} = N_{\text{div}} - 1, \quad \text{cnt} \leftarrow 0 \text{ thereafter, else } \text{cnt} \leftarrow \text{cnt} + 1 \quad (6)$$

D. UART_RX

UART receiver that deserializes the incoming serial line into 8-bit bytes using the standard 1-start, 8-data LSB-first, 1-stop frame. It detects the start bit on a falling edge sampled at a baud tick, then shifts eight data bits into a register and pulses `rx_valid` for one cycle when the byte is complete.

Interface: `clk, rst_n, rx_in -> rx_byte[7:0], rx_valid`

E. UART_TX

UART transmitter that serializes an 8-bit byte onto the `tx_out` line in the standard 1-start, 8-data LSB-first, 1-stop frame. It latches a `tx_start` request on any clock (so a 1-cycle pulse is never lost), then drives the frame at baud-tick cadence and pulses `tx_done` when the stop bit completes.

Interface: `clk, rst_n, tx_start, data_in[7:0] -> tx_out, tx_done`




FIGURE 13. Interface of `uart_tx` (`uart_tx.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.



FIGURE 14. Interface of `line_buffer` (`line_buffer.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.




FIGURE 15. Interface of `window_3x3` (`window_3x3.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.

F. LINE_BUFFER

Column-addressed 32-byte line buffer that stores one image row so the window assembler can read any column at random. On a `shift_en` pulse it writes the incoming pixel at the current column address; a combinational read port returns the pixel stored at any requested column. Two of these buffers hold rows `N-1` and `N-2` for the 3x3 window.

Interface: `clk, rst_n, shift_en, pixel_in[7:0], wr_col[5:0], rd_col[5:0] -> rd_data[7:0]`

G. WINDOW_3X3

Assembles the 3x3 pixel neighborhood from the two line-buffer rows (`N-2`, `N-1`) and the current pixel (row `N`) using three 3-deep column shift registers per row. It exposes a combinational look-ahead window (the window that will be valid after the current shift) so the Sobel core can compute on the same cycle, and asserts `window_valid` once row and column counts are both at least 2.




FIGURE 16. Interface of `pe` (`pe.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.




FIGURE 17. Interface of `sobel_core` (`sobel_core.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.

Interface: `clk`, `rst_n`, `shift_en`, `pixel_in[7:0]`, `lb0_data[7:0]`, `lb1_data[7:0]`, `col_cnt[5:0]`, `row_cnt[5:0]` -> `win[71:0]`, `window_valid`

$$\text{win} = [w_{r,c}]_{r,c \in \{0,1,2\}}, \quad w_{r,c} = \text{pixel at row } N - 2 + r, \text{ column } c_{\text{cur}} - 2 + c \quad (7)$$

$$\text{window_valid} = (\text{row_cnt} \geq 2) \wedge (\text{col_cnt} \geq 2) \quad (8)$$

H. PE

Single 8-bit Processing Element / ALU that applies one Sobel kernel weight to its window pixel. Because Sobel weights are only 0, +/-1, and +/-2, the PE implements them with shifts and adds (`cfg` 3/4/5) rather than a general multiplier; `cfg` also supports pass, add, multiply, zero, and absolute-value for generality. The result and chain output are combinational.

Interface: `clk`, `rst_n`, `cfg[2:0]`, `opa[7:0]`, `opb[7:0]` -> `result[7:0]`, `cout[7:0]`

$$r = \begin{cases} a & \text{cfg} = 0 \text{ (pass, } w = +1) \\ a \cdot b & \text{cfg} = 1 \text{ (mul)} \\ a + b & \text{cfg} = 2 \text{ (add)} \\ a \ll 1 & \text{cfg} = 3 \text{ (} w = +2) \\ -a & \text{cfg} = 4 \text{ (} w = -1) \\ -(a \ll 1) & \text{cfg} = 5 \text{ (} w = -2) \\ 0 & \text{cfg} = 6 \text{ (} w = 0) \\ |a| & \text{cfg} = 7 \text{ (abs)} \end{cases}, \quad r \leftarrow r \bmod 2^8 \quad (9)$$

I. SOBEL_CORE

Pure combinational Sobel datapath that computes the exact gradient magnitude from a 3x3 window. It forms the signed horizontal and vertical gradient sums G_x and G_y by shift-add of the unsigned 8-bit window pixels, takes their absolute values, sums them, and saturates the result to unsigned 8-bit. This is the bit-exact definition of correct for the whole chip.




FIGURE 18. Interface of `cgra_3x3` (`cgra_3x3.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.




FIGURE 19. Interface of `sram_32b` (`sram_32b.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.

Interface: `win[71:0]` (9x8b row-major) -> `sobel_out[7:0]`

$$G_x = -w_0 + w_2 - 2w_3 + 2w_5 - w_6 + w_8 \quad (10)$$

$$G_y = -w_0 - 2w_1 - w_2 + w_6 + 2w_7 + w_8 \quad (11)$$

$$y = \min(|G_x| + |G_y|, 255) \quad (12)$$

$$w_i \in [0, 255] \subset \mathbb{Z} \text{ (unsigned 8-bit)}, \quad G_x, G_y \in [-510, +510], \quad |G_x| + |G_y| \in [0, 1020] \quad (13)$$

J. CGRA_3X3

3x3 PE mesh that maps the Sobel kernel onto nine PEs for G_x and nine PEs for G_y (18 PEs total), each hardwired to its kernel weight via the PE `cfg` encoding. For architectural fidelity it instantiates the PE array, but the primary output path is the bit-exact `sobel_core`; the array demonstrates the CGRA mapping while `sobel_core` guarantees the numerical result. `done` is asserted combinational with `start`.

Interface: `clk`, `rst_n`, `win[71:0]`, `start` -> `sobel_out[7:0]`, `done`

$$G_x = \sum_{i=0}^8 k_i^{(x)} w_i, \quad G_y = \sum_{i=0}^8 k_i^{(y)} w_i \quad (14)$$

$$k^{(x)} = [-1, 0, +1, -2, 0, +2, -1, 0, +1], \quad k^{(y)} = [-1, -2, -1, 0, 0, 0, +1, +2, +1] \quad (15)$$

$$y = \min(|G_x| + |G_y|, 255) \quad (16)$$

K. SRAM_32B

32-byte single-port SRAM modeled as a register array, used by the MMIO bus for scratch storage. On a write it stores `data_in` at the 5-bit address (write priority); on any access it returns the addressed byte on `data_out`. It is instantiated for completeness though the streaming Sobel path does not require it.




FIGURE 20. Interface of `mmio_bus` (`mmio_bus.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.




FIGURE 21. Interface of `nano_controller` (`nano_controller.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.

Interface: `clk`, `rst_n`, `addr[4:0]`, `wr_en`, `data_in[7:0]` -> `data_out[7:0]`

L. MMIO_BUS

Combinational 8-bit memory-mapped I/O decoder that routes master accesses to the SRAM (0x00-0x1F), UART registers (0x80-0x83), or CGRA config/control (0x90-0x9B, 0xA0) based on the address. It drives the slave select lines, the SRAM address/write-enable/write-data, and multiplexes the slave read data back to the master rdata port.

Interface: `clk`, `rst_n`, `mst_addr[7:0]`, `mst_wr`, `mst_rd`, `mst_wdata[7:0]`, `sram_rdata`, `uart_rdata`, `cgra_rdata` -> `mst_rdata`, `sram_sel`, `uart_sel`, `cgra_sel`, `sram_addr[4:0]`, `sram_wr_en`, `sram_wdata[7:0]`

M. NANO_CONTROLLER

Microcoded FSM sequencer that orchestrates the streaming datapath. It accepts every `rx_valid` pixel (incrementing a pixel counter and deriving col/row), pushes each valid Sobel result into a 256-deep FIFO, and independently drains the FIFO through the UART transmitter. It decouples pixel ingestion




FIGURE 22. Interface of `nano_cgra_3x3_sobel_accelerator_v4` (`nano_cgra_3x3_sobel_accelerator_v4.v`): inputs enter on the left, outputs leave on the right, bus widths as declared in the RTL.

from result transmission so no pixel is ever dropped, and asserts a done status once all 30x30 outputs have been sent.

Interface: `clk`, `rst_n`, `rx_byte[7:0]`, `rx_valid`, `tx_done`, `cgra_done`, `sobel_out[7:0]` -> `bus_addr[7:0]`, `bus_wr`, `bus_rd`, `bus_wdata[7:0]`, `pixel_in[7:0]`, `pixel_shift`, `col_cnt[5:0]`, `row_cnt[5:0]`, `start_cgra`, `tx_start`, `tx_data[7:0]`, `status[7:0]`

$$c = p \bmod 32, \quad r = \lfloor p/32 \rfloor, \quad p = \text{pixel_cnt} \quad (17)$$

$$\text{push} = \text{rx_valid} \wedge (r \geq 2) \wedge (c \geq 2) \wedge (\neg \text{q_full}) \quad (18)$$

$$N_{\text{out}} = (\text{IMG_W} - 2)(\text{IMG_H} - 2) = 30 \times 30 = 900, \quad \text{status} = 0x02 \iff \text{out_cnt} = N_{\text{out}} \quad (19)$$

N. NANO_CGRA_3X3_SOBEL_ACCELERATOR_V4

Top-level module that wires the complete streaming Sobel accelerator: reset synchronizer, UART receiver, nano-controller, two line buffers, 3x3 window assembler, CGRA/Sobel core, UART transmitter, and the SRAM plus MMIO bus. Pixels enter on `data_i` as a serial UART stream, flow through the line-buffer/window/CGRA datapath, and Sobel magnitude bytes exit on `data_o` as a serial UART stream.

Interface: `clk`, `rst_async_n`, `data_i` -> `data_o`

$$y_{r,c} = \min(|G_x(r,c)| + |G_y(r,c)|, 255), \quad 0 \leq r, c < 30 \quad (20)$$

$$\text{data}_o = \text{UART}_{\text{tx}}(\{y_{r,c}\}_{r,c=0}^{29}), \quad \text{data}_i = \text{UART}_{\text{rx}}(\{x_{r,c}\}_{r,c=0}^{31}) \quad (21)$$

O. DATAFLOW AND CYCLE BUDGET

The canonical input is held in the on-chip memory image and streamed through the module chain `nano_cgra_3x3_sobel_accelerator_v4` -> `baud_gen` -> `cgra_3x3` -> `line_buffer` -> `mmio_bus` -> `nano_controller` -> `params` -> `pe` -> `reset_sync` -> `sobel_core` -> `sram_32b` -> `uart_rx` -> `uart_tx` -> `window_3x3`. Each block's responsibility is listed in Table ??; the decomposition is the one approved at the golden-model gate, so the hardware partitioning and the reference implementation share a structure.

The cycle count in Table ?? is measured by counting rising clock edges in the testbench waveform (`waves/design.vcd`), not estimated from the elapsed simulation time, so clock gating and stall cycles are included.

TABLE 6. Dataflow: Module Chain and Responsibilities

Module	Tier	Role
nano_cgra_3x3_sobel_accelerator_v4	TOP	Top-level integration
baud_gen	IP	—
cgra_3x3	IP	—
line_buffer	IP	—
mmio_bus	IP	—
nano_controller	IP	—
params	IP	—
pe	IP	—
reset_sync	IP	—
sobel_core	IP	—
sram_32b	IP	—
uart_rx	IP	—
uart_tx	IP	—
window_3x3	IP	—

TABLE 7. Measured Cycle Budget

Quantity	Value
Clock cycles (full run)	4448296
Simulated time (ns)	44,482,955
Simulation clock period (ns)	10
Latency at closed clock (us)	126,020.226
Full-frame throughput (1/s)	7.9

Latency and throughput are then projected onto the post-place-and-route clock period, which is the rate the fabricated device actually achieves.

VIII. PHYSICAL IMPLEMENTATION

Hardening uses LibreLane’s Classic flow (Yosys synthesis; OpenROAD floorplan, placement, clock-tree synthesis, routing and static timing analysis; Magic and KLayout stream-out; Magic DRC and Netgen LVS) on the GF180MCU open PDK, with timing closed on the 5.0V corner set at a 35.3 MHz clock target. When a sign-off check fails, the flow auto-tunes the governing parameter (clock period for negative slack, port diodes for antenna violations, utilization for routing congestion) and re-hardens; the values in Table ?? are the converged results.

IX. SIGN-OFF STATUS AND LIMITATIONS

Sign-off verdict: **TAPEOUT READY**. No hard sign-off checks are failing on the collected evidence.

Known limitations: gate-level simulation and IR-drop analysis at the target corner are recommended before manufacturing.

X. CONCLUSION


An ASIC implementing “nano cgra 3x3 for sobel filter accelerator, i uploaded 2 images, 1 for you to understand the architecture of nano cgra what i want but for input output use UART, see it properly, and 1 for the reference image you build the sobel filter accelerator, uses 32x32 of that image, make sure the cropped image shows the road.” was generated, verified against an algorithm-faithful Python golden model (match demonstrated) and carried through place-and-route to

TABLE 8. Implementation Parameters (LibreLane Metrics)

Parameter	Value
voltage	5.0V
clock_period_ns	28.33
clock_target_mhz	35.3
fmax_mhz	35.9
die_area_um2	246939
die_bbox_um	0.0 0.0 488.05 505.97
core_area_um2	224979
cell_count	10553
util_pct	0.424
io_pins	6
wns_ns	0.48
tns_ns	0
hold_wns_ns	0.225
power_mw	0.026
antenna_violations	0
drc_errors	0
max_slew_violations	0
max_cap_violations	0
max_fanout_violations	0
timing_met	yes

TABLE 9. Setup Slack per PVT Corner (Nominal RC)

Corner	Setup WS (ns)
typical (tt, 25 °C)	13.362
slow (ss, 125 °C)	0.48
fast (ff, -40 °C)	18.999

**FIGURE 23.** Routed GDSII layout (KLayout render).

a GDSII layout on the GF180MCU open PDK. The complete workspace — RTL, testbenches, waveforms, logs, reports and layout artifacts — accompanies this report in the export bundle.

REFERENCES

- [1] The OpenROAD Project. “OpenROAD — an open-source, autonomous RTL-to-GDSII flow.” [Online]. Available: <https://theopenroadproject.org>
- [2] R. T. Edwards et al., “Magic VLSI layout tool.” [Online]. Available: <http://>

- //opencircuitdesign.com/magic
- [3] The LibreLane contributors. “LibreLane: an open infrastructure for silicon implementation.” [Online]. Available: <https://github.com/librelane/librelane>
 - [4] GlobalFoundries and Google. “GF180MCU open-source process design kit.” [Online]. Available: <https://github.com/google/gf180mcu-pdk>
 - [5] A. Vani, D. SathyaNarayana, G. Anirudh, Y. Nikhil, “Designing SOBEL Edge Detection Using VLSI on FPGA,” IJRASET, 2025. [Online]. Available: <https://www.ijraset.com/research-paper/sobel-edge-detection-using-vlsi-on-fpga>
 - [6] OpenCGRA Project (Pacific Northwest National Laboratory), “OpenCGRA: An Open-Source Framework for Modeling, Testing, and Evaluating CGRAs,” ICCD 2020; project documentation at DeepWiki. [Online]. Available: <https://deepwiki.com/pnnl/OpenCGRA>
 - [7] P. Sauter, T. Benz, P. Scheffler, F. K. Gürkaynak, L. Benini, “Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?,” IWLS 2024. [Online]. Available: <https://arxiv.org/abs/2405.04257>
 - [8] stffrdhrn, “uart: Compact open-source UART RX/TX cores in Verilog,” GitHub repository. [Online]. Available: <https://github.com/stffrdhrn/uart>
 - [9] 123-code, “cnn_chip: Compact CNN accelerator SoC with UART streaming I/O,” GitHub repository. [Online]. Available: https://github.com/123-code/cnn_chip

