Prelab 6

Author: Rajith Radhakrishnan

ID: 109061463

Partner's Name: Raymond Ng


<u>**ID:**</u> 109223276

Course and section: ESE 380 L01

Bench Number: 6

<u>Due Date/time</u>: 10/14/14 9:00 PM

Date of the Lab: 10/15/14



AVRASM ver. 2.1.52 C:\Users\radra_000\Box Sync\college sophomore fall 2014\fall 2014 notes and files \ese 380 lab\lab 6\nibble_load\nibble_load\nibble_load.asm Fri Oct 10 15:30:50 2014

C:\Users\radra_000\Box Sync\college sophomore fall 2014\fall 2014 notes and files\ese 380 lab\lab 6\ nibble_load\nibble_load\nibble_load.asm(21): Including file 'C:\Program Files (x86)\Atmel\Atmel Tool chain\AVR Assembler\Native\2.1.39.1005\avrassembler\Include\m16def.inc'

```
* nibble_load.asm
                  ;This program will wait for the press of pushbutton 1 connected to PCO,
                  ;when pressed, will load the values of the lower nibble dip switch,
                  ; and display the the output in 7seg display. anything above nine will
                  ;be ignored and displayed as zero
                  ;debouncing will not be required because, no matter how many times the dip
                  ;switch is read due to bounce, the input value remain constant for the
                  ;bounce.
                  ;Inputs - dip switches conected to Port D, pbsw connected to PC0
                  ;outputs - 7seg dispay connecte to port B
                    Created: 10/9/2014 10:16:05 AM
                     Author: radra_000
                  */
                  .list
                 reset:
000000 ef0f
                    ldi r16, $ff
                                                   ;set port a and port b
000001 bb07
                    out ddrb, r16
                                                   ;into outputs
                 // out ddra, r16
                                                   ;by loading 1s to the data direction register
                                                   ;enable pullup resistors for the dip switch
000002 bb02
                    out portd, r16
                                                   ;enable pullup resistor for the pushbutton1
000003 9aa8
                    sbi portc, 0
000004 e076
                    ldi r23, 6
                                                   ;load r23 with 6 to check weather input is>10
000005 e000
                    ldi r16, $00
                                                   ;set port c and port d
                    out ddrc, r16
                                                   ;into inputs
000006 bb04
000007 bb01
                    out ddrd, r16
                                                    ;by loading Os into the data direction register
                    //ldi r18, $00
                 main_loop:
000008 9998
                    sbic pinc, 0
                                                    ;check if LOAD pushbutton is pressed
000009 cffe
                    rjmp main loop
                                                    ;if not then check again
00000a b312
                    in r17, portD
                                                   ;take value of portD into r17
00000b 701f
                    andi r17, $0F
                                                   ;force the upper nibbles to 0
                    mov r18, r17
00000c 2f21
                                                    ;copy value of r17 to r18
                                                        ;to check if greater than 9
00000d 0f27
                    add r18, r23
00000e f008
                    brcs check
                                                    ;if greater, go to check
00000f c001
                    rjmp hex_7seg
                                                    ;jump to hex7seg otherwise
                 //check will output 0 in the 7seg if the dip switch value is
                 //greater than 9
                 check:
000010 e010
                    ldi r17, 0
                                                    ;load r17 with 0 to diplay 0
                 hex_7seg:
                    //mov r17, r18
                                                    ;copy r18 to r17
000011 e0f0
                    ldi ZH, HIGH(table*2)
                    ldi ZL, LOW(table*2)
000012 e3e6
                                                    ;set z to point to start of the table
000013 e000
                    ldi r16, $00
                                                   ;clear for later use
                    add ZL, r17
000014 0fe1
                                                   ;add low byte
000015 1ff0
                    adc ZH, r16
                                                    ;add in the carry
000016 9114
                    lpm r17, z
                                                   ;load bid pattern from table into r18
                 display:
000017 bb18
                    out PORTB, r17
                                                    ;output patter for 7 seg display
```

```
wait 1:
                 sbis pinc, 0
000018 9b98
                                              ;wait for a logic 1(when pushbutton is released)
                 rjmp wait_1
000019 cffe
                                              ;before updating the values
00001a cfed
                 rjmp main_loop
00001b 7940
00001c 3024
00001d 1219
00001e 7803
00001f 1800
               table: .db $40, $79, $24, $30, $19, $12, $03, $78,$0, $18
                     // 0 1
                                 2 3 4 5 6 7 8
               delav:
                 ldi r18,100
                  outer:
                     ldi r19 33
                     inner:
                         dec r19
                         brne inner
                         dec r18
                         brne outer
                  ret
RESOURCE USE INFORMATION
Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.
x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.
.dseg memory usage only counts static data declared with .byte
"ATmega16" register use summary:
r0: 0 r1: 0 r2:
                     0 r3 :
                              0 r4:
                                      0 r5:
                                              0 r6:
                                                      0 r7:
r8 :
      0 r9 :
             0 r10:
                      0 r11:
                              0 r12:
                                      0 r13:
                                              0 r14:
                                                      0 r15:
                                                              0
r16: 8 r17:
                      2 r19:
                             0 r20:
                                     0 r21:
              7 r18:
                                              0 r22:
                                                      0 r23:
                                                              2
r24: 0 r25: 0 r26: 0 r27: 0 r28: 0 r29:
                                              0 r30:
                                                      2 r31:
                                                              2
x :
      0 y : 0 z :
Registers used: 7 out of 35 (20.0%)
"ATmega16" instruction use summary:
                                        2 adiw :
.lds : 0 .sts : 0 adc : 1 add
                                                   0 and
andi
        1 asr
                   0 bclr :
                              0 bld
                                        0 brbc :
                                                   0 brbs :
                                       0 brge :
brcc
        0 brcs :
                   1 break :
                              0 breq :
                                                   0 brhc :
                                                              0
brhs : 0 brid : 0 brie : 0 brlo : 0 brlt :
                                                   0 brmi :
                                                              0
brne : 0 brpl : 0 brsh :
                             0 brtc : 0 brts :
                                                   0 brvc :
                                                   0 cbr
        0 bset : 0 bst : 0 call : 0 cbi :
brvs :
clc :
        0 clh
               : 0 cli
                         : 0 cln : 0 clr :
                                                   0 cls
                                                              а
               : 0 clz
clt :
        0 clv
                         : 0 com : 0 cp
                                                   0 cnc
                                                              0
        0 cpse :
cpi :
                          : 0 eor
                                    :
                                        0 fmul :
                   0 dec
                                                   0 fmuls :
                                                              0
                   0 ijmp :
fmulsu:
        0 icall :
                              0 in
                                     :
                                        1 inc
                                                   0 jmp
                                                :
ld
     :
        0 ldd
                   0 ldi
                              7 lds
                                         0 lpm
                                                   2 lsl
                                                              0
                   1 movw :
                                        0 muls :
lsr
        0 mov
                              0 mul
                                                   0 mulsu:
                                                              0
        0 nop
                                                   5 pop :
                   0 or
                              0 ori
                                        0 out
                                                              а
neg
                          :
push :
        0 rcall :
                   0 ret
                          :
                              0 reti :
                                        0 rimp :
                                                   4 rol
        0 sbc
                   0 sbci :
                              0 sbi
                                                   1 sbis : 1
ror
                                        1 sbic :
sbiw : 0 sbr
                   0 sbrc :
                             0 sbrs :
                                        0 sec :
                                                   0 seh
                                                          : 0
                                        0 set :
    : 0 sen :
                   0 ser : 0 ses :
                                                   0 sev
sei
                                                              a
                                        0 std
sez
     :
        0 sleep :
                   0 spm
                          : 0 st
                                     :
                                                :
                                                   0 sts
                                                          :
```

0 wdr

0

0 swap :

0 tst

sub

: 0 subi :

C:\Users\radra_000\Box Sync\college sophomore fall ...\lab 6\nibble_load\nibble_load\Debug\nibble_load.lss 3

Instructions used: 13 out of 113 (11.5%)

"ATmega16" memory use summary [bytes]:

Segment	Begin	End	Code	Data	Used	Size	Use%	
[.cseg]	0x000000	0x000040	54	10	64	16384	0.4%	
[.dseg]	0x000060	0x000060	0	0	0	1024	0.0%	
[.eseg]	0x000000	0x000000	0	0	0	512	0.0%	

Assembly complete, 0 errors, 0 warnings

```
AVRASM ver. 2.1.52 C:\Users\radra_000\Box Sync\college sophomore fall 2014\fall 2014 notes and files\ese 380 lab\lab 6\cond_select_rajith\cond_select_rajith\cond_select_rajith.asm Fri Oct 10 15:26:47 2014
```

C:\Users\radra_000\Box Sync\college sophomore fall 2014\fall 2014 notes and files\ese 380 lab
\lab 6\cond_select_rajith\cond_select_rajith\cond_select_rajith.asm(26): Including file '
C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.39.1005\avrassembler
\Include\m16def.inc'

* cond_trans_select.asm

```
; This program will utilize 2 pbsw, pbsw 1(pc0) will will used
                   ; as select and Pbsw2(pc6) will be used as load. two leds will
                   ; be attached to PAO and PA1. PAO led will be turned on when the
                   ; lower nibble dip switch is used, and PA1 led for the other.
                   ; select pbsw will alternate between lower and upper dip switch
                   ; for each press. load will load the input values of the selected
                   ; dip switch
                   ;inputs: dip switch (Port D), PBSW 1 and 2(PC0,PC6).
                   ;outputs: 7seg display (Port B), led 1 and 2(PA0,PA1)
                   ;r17- stores dip switch values
                   ;r18 - eliminates upper or lower nible depending on the select
                   ;r19 - alternates between 01 and 10 to turn on the leds
                   ;r20 - serves as a check for value above 9 and used in delay
                         subroutines with value 100
                   ;r21 - has a value of 33, used in delay loop, combined with
                         r21 and r20 will delay for 9999ms
                     Created: 10/9/2014 10:53:35 AM
                      Author: radra_000
                   .list
                  reset:
                     //initizling the stack pointer
000000 e50f
                     ldi r16, LOW(RAMEND) ;load SPL with low byte of
                                                     ;RAMEND adress
;load SPH with low byte of
;RAMEND adress
;load r16 with 1's and
000001 bf0d
                     out SPL, r16
                     ldi r16, HIGH(RAMEND)
000002 e004
                     out SPH, r16
000003 bf0e
000004 ef0f
                     ldi r16, $FF
                    out ddrb, r16
000005 bb07
                                                     ;make portb as output
000006 bb0a
                     out ddra, r16
                                                     ;port a as output
                                                ;turn on pull up resistors in portd
;turn on pull up resistors in PC0
;turn on pull ups in pc6
000007 bb02
                     out portd, r16
000008 9aa8
                     sbi portc, 0
                                                     turn on pull ups in pc6;
                     sbi portc, 6
000009 9aae
                                                     ;load r16 with 0's
;set portd and
;port c as inputs
00000a e000
                     ldi r16, $00
00000b bb01
                     out ddrd, r16
00000c bb04
                     out ddrc, r16
                                                      ;load r17 with 0's
00000d e010
                     ldi r17, $00
00000e ef20
                     ldi r18, $F0
                                                      ;load r18 with 11110000 to read
                                                      ; upper or lower switch
00000f e076
                     ldi r23, 6
                                                      ;to check wheather or not input value
                                                      ;is <10
                     ldi r19, 0b01
                                                      ;load r19 with 01 to turn on led
000010 e031
                                                      ;output "-" in 7seg
000011 e30f
                     ldi r16, $3F
999912 hb97
                     out ddrb, r16
                                                      ;indicating no input
                  main_loop:
000013 999e
                     sbic pinc, 6
                                                      ;wait for load button press
000014 c009
                                                      ;go to check load if pressed
                     rjmp check_LOAD
                                                      ;wait for select button press
000015 9998
                                                ,waιτ τοr select button press;go to checkselect if pressed
                     sbic pinc, 0
000016 c001
                     rjmp check_select
                     rjmp main loop
000017 cffb
                                                      ;repeat the code
```

```
;when called will alternate between reading upper nibble and lower
                 ;nibble for every press of the select switch
                 check select:
000018 d029
                   rcall delay
                                                    ;delay 10ms for debounce
000019 9b98
                    sbis pinc,0
                                                    ;check if select is still pressed
00001a cff8
                                                   ;if not pressed go to main loop
                    rjmp main_loop
                    in r17, pind
                                                   ;input values of dip switch
99991h h319
00001c d019
                    rcall selectingnibble
                                                   ;go to selectingnibble subroutine
00001d cff5
                    rjmp main loop
                                                    ;go to main loop
                 ;when load button is pressed, will take the current value of r17 and sends to
                 ;hex7seg subroutine
                 check load:
00001e d023
                    rcall delay
                                                   ;delay 10ms debounce
                                                  ;check if load is still pressed
;if not pressed go to main loop
;copy bits from r25 to r20 to check
00001f 9b9e
                    sbis pinc, 6
000020 cff2
                   rjmp main_loop
000021 2f49
                   mov r20, r25
000022 0f47
                    add r20, r23
                                                  ;wheather is above 9
000023 f010
                                                  ;if above 9 display zero
                    brcs dis zero
000024 d004
                    rcall hex_7seg
                                                   ;go to hex7seg and display the
                                                   ;value in 7seg
000025 cfed
                    rjmp main_loop
                                                    ;go to main loop
                 ;when called will display 0 in the 7seg display
                 dis_zero:
                                                    ;load r25 with0
000026 e090
                    ldi r25, 0
000027 d001
                    rcall hex_7seg
                                                    ;go to hex7seg and display the
                                                    ;value in 7seg
000028 cfea
                    rjmp main_loop
                                                    ;go to main loop
                    ;when called, will take the value in r17 and diplays it in the 7seg
                 hex_7seg:
                    ldi ZH, HIGH(table*2)
000029 e0f0
00002a e6e2
                    ldi ZL, LOW(table*2)
                                                  ;set z to point to start of the table
00002b e000
                   ldi r16, $00
                                                   ;clear for later use
00002c 0fe9
                    add ZL, r25
                                                   ;add low byte
00002d 1ff0
                    adc ZH, r16
                                                   ;add in the carry
00002e 9194
                   lpm r25, z
                                                   ;load bid pattern from table into r25
                 display:
00002f bb98
                    out PORTB, r25
                                                   ;output patter for 7 seg display
000030 9508
                    ret
000031 7940
000032 3024
000033 1219
000034 7803
000035 1800
                 table: .db $40, $79, $24, $30, $19, $12, $03, $78,$0, $18
                        // 0 1 2 3 4 5 6 7 8 9
                 selectingnibble:
000036 2f91
                   mov r25, r17
                                                   copy r17 to r25;
000037 9520
                                                   ;com r17, to alternate between the
                   com r18
                  and r25, r18
                                                   ;upper nibble and lower nibble
000038 2392
000039 9530
                  com r19
                                                   ;turn led upper or lower
00003a fd30
                    sbrc r19, 0
                                                   ;skip if bit 0 is 0, indicating upper nibble
                                                ; goto swap nibble to swap the upper to lower
00003b d002
                    rcall swap_nibble
                                                   ;display the led to indicate
00003c d003
                   rcall dis led
00003d 9508
                   ret
                 ;when the r19 is 10, indicating the upper nibble is selected
                 ;the digits is r17 will be swapped, so the 7seg could be display1
                 swap nibble:
00003e 9592
                    swap r25
                                                    ;swap r17, so the upper nibble will be in
                                                    ;lower nibble
00003f 9508
                    ret
                 //diplay the corresponding led to nibble,
```

```
;when r19:10 the upper nibble led will be on
                 ;when r19:01 the lower nibble led will be on
                 dis LED:
                    //code to yet be determined based on led placements
000040 bb3b
                                                     ;turn on the led 1 or 2;
000041 9508
                    ret
                 ;delays for 10ms
                 delay:
000042 e644
                    ldi r20,100
                    outer:
000043 e251
                        ldi r21, 33
                        inner:
000044 955a
                            dec r21
000045 f7f1
                            brne inner
000046 954a
                            dec r20
000047 f7d9
                            brne outer
000048 9508
                    ret
```

RESOURCE USE INFORMATION

"ATmega16" register use summary:

0 r2 :

0 r1 :

Notice:

The register and instruction counts are symbol table hit counts, and hence implicitly used resources are not counted, eg, the 'lpm' instruction without operands implicitly uses r0 and z, none of which are counted.

x,y,z are separate entities in the symbol table and are counted separately from r26..r31 here.

0 r3 :

.dseg memory usage only counts static data declared with .byte

```
r8 :
      0 r9 :
              0 r10:
                      0 r11:
                              0 r12:
                                      0 r13:
                                              0 r14:
                                                      0 r15:
                                                              0
r16: 15 r17:
                      3 r19:
              3 r18:
                              4 r20:
                                      4 r21:
                                              2 r22:
                                                      0 r23:
                                                              2
r24:
     0 r25:
             8 r26:
                      0 r27:
                             0 r28:
                                      0 r29:
                                              0 r30:
                                                      2 r31:
                                                              2
x :
      0 y :
             0 z :
Registers used: 11 out of 35 (31.4%)
"ATmega16" instruction use summary:
                                         2 adiw :
.lds : 0 .sts : 0 adc : 1 add
                                                    0 and
                                                              1
andi
        0 asr
                   0 bclr :
                              0 bld
                                         0 brbc :
                                                    0 brbs :
brcc
        0 brcs :
                   1 break :
                              0 breq :
                                         0 brge
                                                :
                                                    0 brhc
                                                              0
        0 brid :
brhs :
                   0 brie :
                                         0 brlt :
                              0 brlo :
                                                    0 brmi :
                                                              0
brne :
        2 brpl : 0 brsh :
                             0 brtc :
                                         0 brts :
                                                    0 brvc :
        0 bset : 0 bst :
                                         0 cbi
brvs :
                              0 call :
                                                    0 cbr
clc
        0 clh
               : 0 cli
                           : 0 cln
                                        0 clr
                                                    0 cls
                                                              a
                          : 0 com
clt :
        0 clv
               :
                   0 clz
                                    :
                                         2 cp
                                                    0 cnc
                                                              0
        0 cpse :
                          :
                                    :
cpi
    :
                   0 dec
                              2 eor
                                         0 fmul :
                                                    0 fmuls:
                                                              0
                   0 ijmp :
fmulsu:
        0 icall :
                             0 in
                                     :
                                         1 inc
                                                    0 jmp
                                                :
ld
        0 ldd
               :
                   0 ldi
                           : 15 lds
                                         0 lpm
                                                    2 lsl
                                                               0
lsr
        0 mov
                   2 movw :
                              0 mul
                                         0 muls :
                                                    0 mulsu:
                                                              0
        0 nop
                   0 or
                              0 ori
                                         0 out
                                                   10 pop
                                                              a
neg
push :
        0 rcall :
                   7 ret
                           :
                              5 reti :
                                         0 rimp :
                                                    8 rol
        0 sbc
                   0 sbci :
                              0 sbi
                                                    2 sbis :
ror
                                         2 sbic :
sbiw :
        0 sbr
                   0 sbrc :
                              1 sbrs :
                                         0 sec
                                                    0 seh
                                                              0
        0 sen
                              0 ses :
                                         0 set
                                                   0 sev
sei
              :
                   0 ser
                          :
                                                              а
     :
        0 sleep :
                                         0 std
sez
                   0 spm
                           :
                              0 st
                                     :
                                                :
                                                    0 sts
sub
        0 subi :
                   0 swap :
                              1 tst
                                         0 wdr
                                                    0
```

0 r4:

0 r5:

0 r6:

Instructions used: 20 out of 113 (17.7%)

"ATmega16" memory use summary [bytes]:

Segment	Begin	End	Code	Data	Used	Size	Use%	
[.cseg]	0x000000	0x000092	136	10	146	16384	0.9%	
[.dseg]	0x000060	0x000060	0	0	0	1024	0.0%	
[.eseg]	0x000000	0x000000	0	0	0	512	0.0%	

Assembly complete, 0 errors, 0 warnings

AVRASM ver. 2.1.52 C:\Users\radra_000\Box Sync\college sophomore fall 2014\fall 2014 notes and files \ese 380 lab\lab 6\cond_trans_select_srff\cond_trans_select_srff\cond_trans_select_srff.asm Tue Oct 14 20:22:37 2014

C:\Users\radra_000\Box Sync\college sophomore fall 2014\fall 2014 notes and files\ese 380 lab\lab 6\
cond_trans_select_srff\cond_trans_select_srff.asm(25): Including file 'C:\
Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.39.1005\avrassembler\Include\m16def.inc'

```
* cond_trans_select_srff.asm
                  ; This program is a modification of the second program and
                  ; will utilize 2 pbsw, pbsw 3 will used with the d_ff and act
                  ; as select and Pbsw2(pc6) will be used as load. When the load
                  ; press is recognized a 1 will be outputted to PA6 to reset the
                  ; input going into PA7. Thus acting as a srff. Two leds will
                  ; be attached to PAO and PA1. PAO led will be turned on when the
                  ; lower nibble dip switch is used, and PA1 led for the other.
                  ; select pbsw will alternate between lower and upper dip switch
                  ; for each press. load will load the input values of the selected
                  ; dip switch.
                  ;inputs : dip switch (Port D), PBSW 3 and 2(PC7,PC6)
                  ;outputs: 7seg display (Port B), led 1 and 2(PA0,PA1),
                            r18 used for porta output
                            r17 used to store and output dip switch input
                     Created: 10/9/2014 10:53:35 AM
                      Author: raymond ng
                  .list
                 reset:
                    //initizling the stack pointer
000000 e50f
                                                    ;load SPL with low byte of
                    ldi r16, LOW(RAMEND)
000001 bf0d
                                                    ;RAMEND adress
                    out SPL, r16
000002 e004
                    ldi r16, HIGH(RAMEND)
                                                    ;load SPH with low byte of
000003 bf0e
                    out SPH, r16
                                                    ;RAMEND adress
                    ldi r16, $FF
000004 ef0f
                                                    ;load r16 with 1's and
000005 bb02
                    out portd, r16
                                                    ;turn on pull up resistors in portd
                    out ddrb, r16
000006 bb07
                                                    ;make portb as output
000007 e403
                    ldi r16, $43
                                                   ;PC6 and PC1, PC0 as output
                                                   ;port a as output
000008 bb0a
                    out ddra, r16
000009 9aa8
                    sbi portc, 0
                                                   ;turn on pull up resistors in PC0
                                                   ;turn on pull ups in pc6
00000a 9aae
                    sbi portc, 6
                                                    ;load r16 with 0's
00000b e000
                    ldi r16, $00
00000c bb01
                    out ddrd, r16
                                                    ;set portd and
00000d bb04
                    out ddrc, r16
                                                    ;port c as inputs
00000e e010
                    ldi r17, $00
                                                    ;load r17 with 0's
00000f e021
                    ldi r18, $01
                                                    ;load r18 with 0's
000010 e30f
                                                    ;output "-" in 7seg
                    ldi r16, $3F
                                                    ;indicating no input
000011 bb07
                    out ddrb, r16
                                                    ;indicate lower nibble
000012 9ac8
                    sbi pina, 0
                                                    ;as default
000013 98c9
                    cbi pina, 1
                                                    ;set default clear to be 1
000014 9ace
                    sbi pina, 6
                 main_loop:
000015 b312
                    in r17, portd
                                                    ;input values of dip switch
                                                    ;wait for load button press
000016 99cf
                    sbic pina, 7
000017 c00a
                    rimp LOAD push
                                                    ;check for other push button
000018 d019
                    rcall delay
                                                    ;jump
000019 9b9f
                    sbis pinc,7
                                                    ;back to
00001a c005
                                                    ;main loop if false
                    rjmp clear
                                                    ;swap nibbles
00001b 9512
                    swap r17
00001c e003
                    ldi r16, $03
                                                    ;set 00000011
```

```
00001d b32b
                   in r18, porta
                                                   ;take porta values
00001e 2720
                   eor r18, r16
                                                   ;toggle first two bits
00001f bb2b
                   out porta, r18
                                                   ;turn on the led 1 or 2;
                   clear:
000020 98ce
                   cbi pina, 6
                                                   ;generate pulse
000021 9ace
                   sbi pina, 6
                                                   ;to clear register
                LOAD_push:
000022 999e
                   sbic pinc, 6
                                                   ;check for load
000023 cff1
                   rjmp main loop
                                                  ;pushbutton
000024 701f
                   andi r17, $0F
                                                  ;force upper values to 0
                hex_7seg:
                   //mov r17, r18
                                                  copy r18 to r17;
000025 e0f0
                   ldi ZH, HIGH(table*2)
000026 e5ea
                   ldi ZL, LOW(table*2)
                                                  ;set z to point to start of the table
000027 e000
                                                   ;clear for later use
                   ldi r16, $00
000028 0fe1
                   add ZL, r17
                                                   ;add low byte
000029 1ff0
                   adc ZH, r16
                                                   ;add in the carry
00002a 9114
                   lpm r17, z
                                                   ;load bid pattern from table into r18
                display:
                  out PORTB,r17
00002b bb18
                                                   ;output patter for 7 seg display
00002c cfe8
                   rjmp main_loop
00002d 7940
00002e 3024
00002f 1219
000030 7803
000031 1800
                table: .db $40, $79, $24, $30, $19, $12, $03, $78, $0, $18
                       // 0 1 2 3 4 5 6 7 8
                /*
                  Delay:
                       This subroutine will utilize variables r16, and r17.
                       The variabled will be initialized to act as counters
                ;
                       to count a 10 ms delay
                       r17: 100, r16: 33
                delay:
000032 931f
                  push r17
                                                   ;push aside the registers
                   push r16
                                                   ;r16 and r17
000033 930f
000034 e201
                   ldi r16, 33
                                                   ;loop through 33 times
                   outer:
                   ldi r17, 100
                                                   ;of 100 decrements
000035 e614
                   inner:
000036 951a
                   dec r17
000037 f7f1
                  brne inner
000038 950a
                   dec r16
000039 f7d9
                   brne outer
                                                   ;pop the registers back
00003a 910f
                   pop r16
00003b 911f
                   pop r17
00003c 9508
                   ret
```

RESOURCE USE INFORMATION

Notice:

The register and instruction counts are symbol table hit counts, and hence implicitly used resources are not counted, eg, the 'lpm' instruction without operands implicitly uses r0 and z, none of which are counted.

x,y,z are separate entities in the symbol table and are counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

```
"ATmega16" register use summary:
r0: 0 r1: 0 r2: 0 r3: 0 r4: 0 r5: 0 r6: 0 r7: 0
r8: 0 r9: 0 r10: 0 r11: 0 r12: 0 r13: r16: 22 r17: 11 r18: 4 r19: 0 r20: 0 r21: r24: 0 r25: 0 r26: 0 r27: 0 r28: 0 r29: x : 0 y : 0 z : 1
                                                          0 r14: 0 r15: 0
                                                           0 r22:
                                                                     0 r23:
                                                                               0
                                                           0 r30: 2 r31:
r24: 0 r25: 0 r26:
x : 0 y : 0 z :
                                                                               2
Registers used: 6 out of 35 (17.1%)
"ATmega16" instruction use summary:
.lds : 0 .sts : 0 adc : 1 add : 1 adiw : 0 and :
andi : 1 asr : 0 bclr : 0 bld : 0 brbc : 0 brbs : 0 brcc : 0 brcs : 0 break : 0 breq : 0 brge : 0 brhc : 0 brhs : 0 brhs : 0 brid : 0 brie : 0 brlo : 0 brlt : 0 brmi : 0 brne : 2 brpl : 0 brsh : 0 brtc : 0 brts : 0 brvc : 0 brvs : 0 bset : 0 bst : 0 call : 0 cbi : 2 cbr : 0
clc : 0 clh : 0 cli : 0 cln : 0 clr : 0 cls
clt : 0 clv : 0 clz : 0 com : 0 cp : 0 cpc
cpi : 0 cpse : 0 dec : 2 eor : 1 fmul : 0 fmuls :
                                              : 2 inc : 0 jmp :
fmulsu: 0 icall: 0 ijmp : 0 in
                                                                               0
ld :
          0 ldd : 0 ldi : 14 lds : 0 lpm : 2 lsl
                                                                               0
          0 mov : 0 movw : 0 mul
0 nop : 0 or : 0 ori
2 rcall : 1 ret : 1 reti
lsr
      :
                                              : 0 muls : 0 mulsu :
                                                                               0
                                                   0 out : 10 pop :
          0 nop : 0 or : 0 ori : 0 out :
2 rcall : 1 ret : 1 reti : 0 rjmp :
0 sbc : 0 sbci : 0 sbi : 5 sbic :
neg
push :
                                                                 4 rol
                                                                               0
                                                                              1
ror :
                                                                  2 sbis :
                   : 0 sbrc : 0 sbrs : 0 sec :
sbiw : 0 sbr
                                                                  0 seh : 0
sei : 0 sen : 0 ser : 0 ses : 0 set :
                                                                  0 sev : 0
sez : 0 sleep : 0 spm : 0 st : 0 std : sub : 0 subi : 0 swap : 1 tst : 0 wdr :
                                                                  0 sts : 0
                                                                  a
Instructions used: 20 out of 113 (17.7%)
"ATmega16" memory use summary [bytes]:
                                               Head Siza Heav
```

Segment	Begin	End	Code	Data	Used	Size	Use%	
[.cseg] (0x000000	0x00007a	112	10	122	16384	0.7%	
[.dseg] (030000x6	0x000060	0	0	0	1024	0.0%	
[.eseg] @	000000x6	0x000000	0	0	0	512	0.0%	

Assembly complete, 0 errors, 0 warnings