



Controlling PC on ARM using Fault Injection

Niek Timmers timmers@riscure.com

Albert Spruyt spruyt@riscure.com

Marc Witteman witteman@riscure.com

August 16, 2016

Table of contents



- 1 Attack strategy
- 2 Practical attack scenario
- 3 Simulation
- 4 Experimentation
- **6** Countermeasures
- 6 Conclusion

Fault injection techniques









Instruction corruption



Instruction corruption

MOV RO, R1	
MOV R6, R6	



Instruction corruption

```
MOV RO, R1 1110000110100000000000000000001
MOV R6, R6 11100001101000000110000000000110
```



Instruction corruption



Instruction corruption



Instruction corruption

	11 5	
MOV RO, R1	1	111000011010000000000000000000000000000
MOV R1, R1	1	1110000110100000000 <u>1</u> 000000000001
MOV RO, R1	1	111000011010000000000000000000000000000
MOV R6, R6	1	11100001101000000 <u>11</u> 0000000000 <u>110</u>



• ARM is everywhere



• ARM is everywhere



• ARM is everywhere

		2015			
Application	Chip Function	Device Shipments	Chip Shipments	ARM Chips	Market Share
Mobile Computing *	Apps Processors Connectivity and Control	1,800	1,800 11,000	1,600 4,000	>85% 37%
Consumer Electronics **	Apps Processors Connectivity and Control	3,600	1,000 8,000	700 3,000	70% 40%
Enterprise Infrastructure	Servers Networking - Infrastructure Networking - Home and Office	300	22 140 700	>0 20 200	<1% 15% 30%
Automotive	Apps Processors Control	90	68 2,700	65 200	>95% 7%
Embedded Intelligence	Apps Processors Connectivity Control		500 600 20,000	350 300 4,400	70% 50% 22%
Total (in millions)			46,500	14,800	32%



ARM is everywhere

Application	Chip Function	Device Shipments	Chip Shipments	ARM Chips	Market Share
Mobile Computing *	Apps Processors Connectivity and Control	1,800	1,800 11,000	1,600 4,000	>85% 37%
Consumer Electronics **	Apps Processors Connectivity and Control	3,600	1,000 8,000	700 3,000	70% 40%
Enterprise Infrastructure	Servers Networking - Infrastructure Networking - Home and Office	300	22 140 700	>0 20 200	<1% 15% 30%
Automotive	Apps Processors Control	90	68 2,700	65 200	>95% 7%
Embedded Intelligence	Apps Processors Connectivity Control		500 600 20,000	350 300 4,400	70% 50% 22%
Total (in millions)			46,500	14,800	32%



ARM is everywhere

Application	Chip Function	Device Shipments	Chip Shipments	ARM Chips	Market Share
Mobile Computing *	Apps Processors Connectivity and Control	1,800	1,800 11,000	1,600 4,000	>85% 37%
Consumer Electronics **	Apps Processors Connectivity and Control	3,600	1,000 8,000	700 3,000	70% 40%
Enterprise Infrastructure	Servers Networking - Infrastructure Networking - Home and Office	300	22 140 700	>0 20 200	<1% 15% 30%
Automotive	Apps Processors Control	90	68 2,700	65 200	>95% 7%
Embedded Intelligence	Apps Processors Connectivity Control		500 600 20,000	350 300 4,400	70% 50% 22%
Total (in millions)			46,500	14,800	32%



Single word copy using LDR / STR

```
1 WordCopy:

2 LDR r3, [r1], #4

3 STR r3, [r0], #4

4 SUBS r2, r2, #4

5 BGE WordCopy
```

```
MultiWorldCopy:

LDMIA r1!, {r3 - r10}

STMIA r0!, {r3 - r10}

SUBS r2, r2, #32

BGE MultiWorldCopy
```



Single word copy using LDR / STR

```
1 WordCopy:

2 LDR r3, [r1], #4

3 STR r3, [r0], #4

4 SUBS r2, r2, #4

5 BGE WordCopy
```

```
MultiWorldCopy:

LDMIA r1!, {r3 - r10}

STMIA r0!, {r3 - r10}

SUBS r2, r2, #32

BGE MultiWorldCopy
```



Single word copy using LDR / STR

```
1 WordCopy:

2 LDR r3, [r1], #4

3 STR r3, [r0], #4

4 SUBS r2, r2, #4

5 BGE WordCopy
```

```
MultiWorldCopy:

LDMIA r1!, {r3 - r10}

STMIA r0!, {r3 - r10}

SUBS r2, r2, #32

BGE MultiWorldCopy
```



Single word copy using LDR / STR

```
1 WordCopy:

2 LDR r3, [r1], #4

3 STR r3, [r0], #4

4 SUBS r2, r2, #4

5 BGE WordCopy
```

```
MultiWorldCopy:

LDMIA r1!, {r3 - r10}

STMIA r0!, {r3 - r10}

SUBS r2, r2, #32

BGE MultiWorldCopy
```



Single word copy using LDR / STR

```
1 WordCopy:

2 LDR r3, [r1], #4

3 STR r3, [r0], #4

4 SUBS r2, r2, #4

5 BGE WordCopy
```

```
MultiWorldCopy:

LDMIA r1!, {r3 - r10}

STMIA r0!, {r3 - r10}

SUBS r2, r2, #32

BGE MultiWorldCopy
```



- They operate on attacker controlled data
- They are executed multiple times consecutively
- They are typically not protected



- They operate on attacker controlled data
- They are executed multiple times consecutively
- They are typically not protected



- · They operate on attacker controlled data
- They are executed multiple times consecutively
- They are typically not protected



- They operate on attacker controlled data
- They are executed multiple times consecutively
- They are typically not protected

Corrupting load instructions to control PC_{riscure}

```
LDR r3, [r1], #4 11100100100100110000000000100
```

```
LDR <u>PC</u>, [r1], #4 111001001001001<u>11</u>11000000000100
```

Controlling PC using LDMIA

```
LDMIA r1!, {r3-r10} 1110100010110001000001111111111000
```

```
LDMIA r1!, {r3-r10, <u>PC</u>} 1110100010110001<u>1</u>0000111111111000
```

Controlling PC using LDR

```
LDR r3, [r1], #4 111001001001001100000000000000
```

```
LDR <u>PC</u>, [r1], #4 111001001001001<u>11</u>1100000000100
```

Controlling PC using LDMIA

```
LDMIA r1!, {r3-r10} 111010001011000100000111111111000
```

```
LDMIA r1!, {r3-r10, PC} 1110100010110001<u>1</u>0000111111111000
```

Corrupting load instructions to control PC_{Iscure}

Controlling PC using LDR

```
LDR r3, [r1], #4
```

Controlling PC using LDR

```
LDR r3, [r1], #4 11100100100100110000000000100
```

```
LDR <u>PC</u>, [r1], #4 111001001001001<u>11</u>11000000000100
```

Controlling PC using LDMIA

```
LDMIA r1!, {r3-r10} 111010001011000100000111111111000
```

```
LDMIA r1!, {r3-r10, <u>PC</u>} 1110100010110001<u>1</u>0000111111111000
```

Controlling PC using LDR

```
LDR r3, [r1], #4 1110010010010011000000000100
```

```
LDR <u>PC</u>, [r1], #4 111001001001001<u>11</u>11000000000100
```

Controlling PC using LDMIA

```
LDMIA r1!, {r3-r10} 111010001011000100000111111111000
```

```
LDMIA r1!, {r3-r10, PC} 1110100010110001<u>1</u>0000111111111000
```

Controlling PC using LDR

```
LDR <u>PC</u>, [r1], #4 111001001001001<u>11</u>11000000000100
```

Controlling PC using LDMIA

```
LDMIA r1!, {r3-r10} 111010001011000100000111111111000
```

```
LDMIA r1!, {r3-r10, <u>PC</u>} 1110100010110001<u>1</u>0000111111111000
```

Controlling PC using LDR

```
LDR r3, [r1], #4 11100100100100110000000000100
```

```
LDR <u>PC</u>, [r1], #4 111001001001001<u>11</u>11000000000100
```

Controlling PC using LDMIA

```
LDMIA r1!, {r3-r10} 111010001011000100000111111111000
```

```
\texttt{LDMIA r1!, \{r3-r10, \underline{PC}\}} \quad 1110100010110001\underline{1}0000111111111000
```

Controlling PC using LDR

```
LDR r3, [r1], #4 1110010010010011000000000100
```

```
LDR <u>PC</u>, [r1], #4 111001001001001<u>11</u>11000000000100
```


Controlling PC using LDMIA

```
LDMIA r1!, {r3-r10} 111010001011000100000111111111000

LDMIA r1!, {r3-r10, PC} 11101000101100011000111111111000
```

Practical attack: Secure Boot






http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.prd29-genc-009492c/ch05s02s01.html

Practical attack: Secure Boot






http://infocenter.arm.com/help/index.jsp?topic=
/com.arm.doc.prd29-genc-009492c/ch05s02s01.html

Boot time attack - Possible approach



- 1) Destination must be known for the pointer value
- 2) Original contents in flash must be modified
- 3) Fault is injected while the pointers are copied




4) Target is compromised when the pointer is loaded into PC

Boot time attack - Possible approach




- 1) Destination must be known for the pointer value
- 2) Original contents in flash must be modified
- 3) Fault is injected while the pointers are copied



4) Target is compromised when the pointer is loaded into PC




- 1) Destination must be known for the pointer value
- 2) Original contents in flash must be modified
- 3) Fault is injected while the pointers are copied






- 1) Destination must be known for the pointer value
- Original contents in flash must be modified
- 3) Fault is injected while the pointers are copied






- 1) Destination must be known for the pointer value
- 2) Original contents in flash must be modified
- 3) Fault is injected while the pointers are copied






- 1) Destination must be known for the pointer value
- Original contents in flash must be modified
- 3) Fault is injected while the pointers are copied





- 1) Destination must be known for the pointer value
- 2) Original contents in flash must be modified
- 3) Fault is injected while the pointers are copied





Test code

```
void print_string (void) { printf("success"); }
void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldr r3, [r0];" // target instruction
  )
}
```

```
    ldr
    r3, [r0]
    00000000001100001001000011100101

    ldr
    pc, [r0]
    0000000011100001001000011100101

    ldrle
    pc, [r0]
    000000001111000010010000110101

    ldr
    pc, [r0, #4]
    00000100111100001001000011100101

    ldrne
    pc, [r0], #8
    00001000111100001001000000010100
```



Test code

```
void print_string (void) { printf("success"); }

void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldr r3, [r0];" // target instruction
  )
}
```

```
    ldr
    r3, [r0]
    0000000001100001001000011100101

    ldr
    pc, [r0]
    00000000111100001001000011100101

    ldrle
    pc, [r0]
    000000001111000010010000110101

    ldr
    pc, [r0, #4]
    00000100111100001001000011100101

    ldrne
    pc, [r0], #8
    00001000111100001001000000010100
```



Test code

```
void print_string (void) { printf("success"); }
void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldr r3, [r0];" // target instruction
  )
}
```

```
    ldr
    r3, [r0]
    00000000001100001000011100101

    ldr
    pc, [r0]
    0000000011100001001000011100101

    ldrle
    pc, [r0]
    000000001111000010010000110101

    ldr
    pc, [r0, #4]
    0000010111100001001000011100101

    ldrne
    pc, [r0], #8
    00001000111100001001000000010100
```



Test code

```
void print_string (void) { printf("success"); }
void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldr r3, [r0];" // target instruction
  )
}
```

```
    ldr
    r3, [r0]
    00000000001100001001000011100101

    ldr
    pc, [r0]
    0000000011100001001000011100101

    ldrle
    pc, [r0]
    000000001111000010010000110101

    ldr
    pc, [r0, #4]
    00000100111100001001000011100101

    ldrne
    pc, [r0], #8
    00001000111100001001000000010100
```



Test code

```
void print_string (void) { printf("success"); }
void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldr r3, [r0];" // target instruction
  )
}
```

```
    ldr
    r3, [r0]
    00000000001100001001000011100101

    ldr
    pc, [r0]
    00000000111100001001000011100101

    ldrle
    pc, [r0]
    000000001111000010010000110101

    ldr
    pc, [r0, #4]
    00000100111100001001000011100101

    ldrne
    pc, [r0], #8
    00001000111100001001000000010100
```



Test code

```
void print_string (void) { printf("success"); }
void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldmia r0!, {r4-r7};" // target instruction
  )
}
```



Test code

```
void print_string (void) { printf("success"); }
void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldmia r0!, {r4-r7};" // target instruction
  )
}
```

```
      ldmia
      r0!, {r4-r7}
      11110000000000001011000011101000

      ldmia
      r0!, {r4-r7, pc}
      1111000010000001011000011101000

      ldmle
      r0!, {r4-r7, pc}
      111100001000000101100001101000

      ldmia
      r0!, {r0, r1, r6, r7, pc}
      1100001110000000111000011101000

      ldmibne
      r0!, {r0-r3, r8-r14, pc}
      00001111111111111111111101000000011001
```



Test code

```
void print_string (void) { printf("success"); }

void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldmia r0!, {r4-r7};" // target instruction
  )
}
```



Test code

```
void print_string (void) { printf("success"); }

void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldmia r0!, {r4-r7};" // target instruction
  )
}
```




Test code

```
void print_string (void) { printf("success"); }
void main(void) {
  unsigned int buffer = { &print_string, ... }
  asm volatile (
    "ldr r0, &buffer;"
    "ldmia r0!, {r4-r7};" // target instruction
  )
}
```




- Power cut
- Removal of capacitors
- Reset
- Trigger






- Power cut
- Removal of capacitors
- Reset
- Trigger






- Power cut
- Removal of capacitors
- Reset
- Trigger






- Power cut
- Removal of capacitors
- Reset
- Trigger






- Power cut
- Removal of capacitors
- Reset
- Trigger



Experimentation - Test setup







```
Output 1: "00001000"
Output 2: "00000fff"
Output 3: ""
```



```
void main(void) {
volatile unsigned int counter = 0;
set_trigger(1);
asm volatile (
    "add r0, r0, #1;" //
    <repeat x1000> // GLITCH HERE
    "add r0, r0, #1;" //
);
set_trigger(0);
printf("%08x\n", counter);
}
```


```
Output 1: "00001000"
Output 2: "00000fff"
Output 3: ""
```



```
void main(void) {
volatile unsigned int counter = 0;
set_trigger(1);
asm volatile (
    "add r0, r0, #1;" //
    <repeat x1000> // GLITCH HERE
    "add r0, r0, #1;" //
);
set_trigger(0);
printf("%08x\n", counter);
}
```

```
Output 1: "00001000"
Output 2: "00000fff"
Output 3: ""
```






Experimentation - Test application (LDR) ciscure

```
void print_string (void) { printf("success"); }
    unsigned int buffer[8] = { &print_string, ...}
3
4
    void main(void) {
5
      set_trigger(1);
6
      asm volatile (
        "ldr r1, =buffer;"
        "ldr r0, [r1];" //
        <repeat x1000> // GLITCH HERE
10
        "ldr r0, [r1]" //
11
      );
12
      set_trigger(0);
13
      printf("no!");
14
```

```
Output 1: "success"
Output 2: "no!"
Output 3: ""
```

Experimentation - LDR - 10k






Experimentation - Test application (LDMIA) scure

```
void print_string (void) { printf("success"); }
    unsigned int buffer[8] = { &print_string, ...}
3
4
    void main(void) {
5
      set_trigger(1);
6
      asm volatile (
        "ldr r1, =buffer;"
        "ldmia r0!, r4-r7;" //
          <repeat x1000> // GLITCH HERE
10
        "ldmia r0!, r4-r7" //
11
      );
12
      set_trigger(0);
13
      printf("no!");
14
```

```
Output 1: "success"
Output 2: "no!"
Output 3: ""]
```

Experimentation - LDMIA - 10k







- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
- Software exploitation mitigations



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- Dedicated hardware countermeasures
 - Fault injection detectors/sensors
 - Integrity checks (e.g. instruction parity)
- Dedicated software countermeasures
 - Deflect (e.g. random delays)
 - Detect (e.g. double check)
 - React (e.g. reset)
- Software exploitation mitigations
 - Only enable execution from memory when needed
 - Randomize copy destination



- The target is vulnerable to voltage FI
- The PC register on ARM is controllable using FI
 - Combining fault injection and software exploitation is effective
- Success rate is different for Idr and Idmia
 - The instruction encoding matters
- Software FI countermeasures may not be effective
 - Software exploitation mitigations may complicate attack
- Other instructions and code constructions may be vulnerable
- Other architectures may be vulnerable using specific code constructions



- The target is vulnerable to voltage FI
- The PC register on ARM is controllable using FI
 - Combining fault injection and software exploitation is effective
- Success rate is different for Idr and Idmia
 - The instruction encoding matters
- Software FI countermeasures may not be effective
 - Software exploitation mitigations may complicate attack
- Other instructions and code constructions may be vulnerable
- Other architectures may be vulnerable using specific code constructions



- The target is vulnerable to voltage FI
- The PC register on ARM is controllable using FI
 - Combining fault injection and software exploitation is effective
- Success rate is different for Idr and Idmia
 - The instruction encoding matters
- Software FI countermeasures may not be effective
 - Software exploitation mitigations may complicate attack
- Other instructions and code constructions may be vulnerable
- Other architectures may be vulnerable using specific code constructions



- The target is vulnerable to voltage FI
- The PC register on ARM is controllable using FI
 - Combining fault injection and software exploitation is effective
- Success rate is different for Idr and Idmia
 - The instruction encoding matters
- Software FI countermeasures may not be effective
 - Software exploitation mitigations may complicate attack
- Other instructions and code constructions may be vulnerable
- Other architectures may be vulnerable using specific code constructions



- The target is vulnerable to voltage FI
- The PC register on ARM is controllable using FI
 - Combining fault injection and software exploitation is effective
- Success rate is different for Idr and Idmia
 - The instruction encoding matters
- Software FI countermeasures may not be effective
 - Software exploitation mitigations may complicate attack
- Other instructions and code constructions may be vulnerable
- Other architectures may be vulnerable using specific code constructions



- The target is vulnerable to voltage FI
- The PC register on ARM is controllable using FI
 - Combining fault injection and software exploitation is effective
- Success rate is different for Idr and Idmia
 - The instruction encoding matters
- Software FI countermeasures may not be effective
 - Software exploitation mitigations may complicate attack
- Other instructions and code constructions may be vulnerable
- Other architectures may be vulnerable using specific code constructions



- The target is vulnerable to voltage FI
- The PC register on ARM is controllable using FI
 - Combining fault injection and software exploitation is effective
- Success rate is different for Idr and Idmia
 - The instruction encoding matters
- Software FI countermeasures may not be effective
 - Software exploitation mitigations may complicate attack
- Other instructions and code constructions may be vulnerable
- Other architectures may be vulnerable using specific code constructions

riscure

Challenge your security

Contact:

Niek Timmers
Senior Security Analyst
timmers@riscure.com

We are hiring

inforequest@riscure.com

riscure

Challenge your security

Contact:

Niek Timmers
Senior Security Analyst
timmers@riscure.com

We are hiring! inforequest@riscure.com