

# iMCP HTNB32L-XXX DATASHEET

NB-IoT Wireless Communication System-in-Package

This document is a property of HT Micron and cannot be reproduced without its consent. HT Micron does not assume any responsibility for the use of what is described.

This document is subject to change without notice.

#### PRODUCT OVERVIEW

iMCP HTNBAT32L-XXX is a highly compact and low-power wireless communication device based on Qualcomm QCX-212 LTE IoT Modem, supporting single-mode 3GPP Release 14 Cat. NB2 IoT connectivity.

#### **FEATURES**

- CPU: ARM Cortex M3 @ 204MHz/102MHz/26MHz
- 4 MB NOR flash
- 272Kb SRAM: 256Kb + 16Kb instruction cache
- Digital Interfaces
  - o  $2 \times 1^2 C$ ,
  - o 3x UART.
  - o 2x SPI,
  - o 2-Channel 12-bit ADC,
  - o 10x GPIOs:
    - 6x PWM,
    - 6x Timer
    - 1x WAKEUP
    - 1x AON (keeping output during deep sleep)
- Power Supply (range): 2.5 4.3V, typical 3.3V (3GPP min. 3.0V)
- Operating temperature: -20 to +70 °C
- Frequency range:
  - o LTE low bands: 5, 8, 12, 13, 14, 17, 18, 19, 20, 26, 28, and 85 (698-960MHz)
  - o LTE mid bands: 1, 2, 3, 4, 25, 66, and 70 (1710-2200MHz)
- Low-power mode (4 levels):
  - o PSM: sub 1uA (M3 idle ~20mA)
  - o DRX (2.56 s): 110 μA typically
  - o Rx: 10 mA typically
  - o Tx: 24 mA typically
- TX output power: up to 14, 20 and 23 dBm
- Antenna Pin Impedance: 50 ohms

#### **PACKAGE**

- Type: LGA
- Size: 13×13×1.5mm
- HW Integration:
  - o 26 MHz crystal
  - o 32.768KHz RTC crystal
  - o RF filters and matching networks
  - o SP6T Switch (SKY13416)
- eSIM
- Spray shielding (FCC requirement)

#### **INTERFACES**

uSIM: external connection



#### CERTIFICATIONS

- ANATEL
- FCC/ISED (on-going)
- CE (on-going)

#### **SECURITY**

- Hardware encryption and decryption module (AES and SHA)
- Flash encryption.
- True random number generator
- Non-Removable UICC
- Secure boot
- Secure Sockets Layer (SSL), Transport Layer Security (TLS), Datagram Transport Security (DTLS).

#### SOFTWARE FEATURES

- Location: ECID, OTDOA (LTE-based positioning) network dependent
- FreeRTOS
- Control via AT Commands according to 3GPP TS27.005, 27.007 and customized AT commands.
- CMSIS
- OpenCPU
- IPv4, IPv6 and non-IP
- User Datagram Protocol (UDP), Transmission Control Protocol (TCP)
- MQTT and HTTPS

## **SUMMARY**

PΙ	RODUCT OVERVIEW	2
Sl	UMMARY	3
D	OCUMENT INFO	5
1	OVERVIEW	6 6
	PINNING INFORMATION	7 7
3	STATIC CHARACTERISTICS	10 10
4	RF CHARACTERISTICS	13 13
5	FUNCTIONAL OVERVIEW  5.1. LOW POWER MODES.  SLEEP MANAGER.  SLEEP MODE TEST FUNCTIONS.  5.2. USIM INTERFACE.  5.3. UART INTERFACE.  5.4. I <sup>2</sup> C INTERFACE.  5.5. SPI INTERFACE.  5.6. ANALOG TO DIGITAL CONVERTER (ADC).  5.7. CONFIGURABLE GPIOS.  5.8. TIMERS AND WATCHDOGS.  GENERAL-PURPOSE TIMERS.  WATCHDOG TIMER.  5.9. SECURITY.  5.10. WAKE-UP SIGNAL.	1515151616171718
6	MEMORY MAPPING	20
7		<b>22</b> 22
8		24

8.2. Tray packaging	24
9 STORAGE AND HANDLING	
10 APPENDIX AND REFERENCES	26
DISCLAIMER	27
ABBREVIATIONS	28
LIST OF FIGURES	29
LIST OF TABLES	29
REVISION HISTORY	30
CONTACT	30
DOCUMENT INFORMATION	30

## **DOCUMENT INFO**

This document provides information about iMCP HTNB32L-XXX - NB-loT System-in-package (SiP) family. If you need more information about the available features, or any other question, you can open your ticket support <a href="here">here</a>. You can also access our <a href="here">github repository</a> to stay updated with latest version of this document and find more information about our products.



#### 1 OVERVIEW

The iMCP HTNBAT32L-XXX is a highly compact and low-power wireless communication device based on Qualcomm QCX-212 LTE IoT Modem, supporting single-mode 3GPP Release 14 Cat-NB2 IoT connectivity.

## 1.1. Internal system block diagram

The block diagram presents the elements integrated within the iMCP HTNB32L, embedded SIM is only available on the HTNB32L-XX1 devices.




FIGURE 1: IMCP HTNB32L-XXX BLOCK DIAGRAM.

## 1.2. Application circuit

A common application diagram is presented to shows a simple application using the iMCP HTNB32L.




FIGURE 2. TYPICAL APPLICATION.

## **2 PINNING INFORMATION**

This document section provides a detailed pin diagram, illustrating the configuration and connectivity of the pins on the System-in-Package.

## 2.1. Pin diagram




FIGURE 3: IMCP HTNB32L-XXX PINOUT.

## 2.2. Pin Alternative Functions

TABLE 1: PINOUT ALTERNATIVE FUNCTION.

Pin Number	PAD name and/or function	Alt. Functions	Туре	Functional Description
1	ANTENNA	-	RF	RF Input/Output
2	GND	_	Ground	_
			B-PU:nppd	Configurable I/O
		UART0_CTSn	DI	UART0 clear to send
3	GPIO3	UART2_TXD	DO	UART2 transmit data
		SPI1_MOSI	DO	SPI1 master out/slave in
		PWM1	DO	Pulse-width modulation 1
			B-PU:nppd	Configurable I/O
4	GPIO1	UART2_TXD	DO	UART2 transmit data
		BOOT_CONFIG	DI	Boot configuration control bit
			B-PU:nppd	Configurable I/O
		UART0_TXD	DO	UART0 transmit data
5	GPIO5	I2C1_SCL	DO	I2C1 serial clock
		SPI1_SCLK	DO	SPI1 serial clock
		PWM3	DO	Pulse-width modulation 3
			B-PU:nppd	Configurable I/O
	CDIO4	UART0_RXD	DI	UARTO receive data
6	GPIO4	I2C1_SDA	В	I2C1 serial data
		SPI1_MISO	DI	SPI1 master in/slave out

		PWM2	DO	Pulse-width modulation 2
		1 44112	DIO	Serial wire debug clock
		UART2_RXD	DI	UART2 receive data
7	SWD_CLK	UART1_RTSn	DO	UART 1 request to send
		PWM4	DO	Pulse-width modulation 4
		1 **111	DIO	Serial wire debug data
		UART2_TXD	DO	UART2 transmit data
8	SWD_IO	UART1_CTSn	DI	UART1 clear to send
		PWM5	DO	Pulse-width modulation 5
9	eSIM VCC	1 771 13	VI	eSIM voltage input
10	uSIM_VCC		VO	SIM card voltage output
	+	-		SIM card I/O
11	uSIM_IO	-	DIO	
12	eSIM_IO	-	DIO	eSIM I/O
13	GND	-	Ground	-
14	uSIM_CLK	-	DIO	SIM card clock
15	eSIM_CLK	-	DIO	eSIM clock
			B-PU:nppd	Configurable I/O
		TIMER [0]	DIO	Counter time [4]
47	CDICO	UARTO_RTSn	DO	UARTO request to send
16	GPIO2	UART2_RXD	DI	UART2 receive data
		SPI1_SSn0	DO	SPI 1 Slave Select 0
		PWM0	DO	Pulse-width modulation 0
47	uSIM_NRST/			
17	eSIM_NRST	-	DIO	SIM card reset
			B-PU:nppd	Configurable I/O
		SPI0_SSn0	DO	SPIO 0 slave select 0
40	GPIO6	I2C0_SDA	В	I2C 0 serial data
18		UART1_RTSn	DO	UART 1 request to send
		PWM4	DO	Pulse-width modulation 4
		TIMER [1]	DIO	Counter timer [1]
19	VDD		Power	Input Power (2.5 ~ 3.6V)
20	WAKEUP0	_	Al	External wakeup source
21	NRST	_	Al	System reset / Active-low
22	AIO4		AIO	ADC channel 4
23	GND		Ground	ADC CHAINELL
23	GIND	-	Ground	
24	10 1/ 55			I/O voltage selection
24	IO_V_SEL	-	Al	Floating - 1.8V
		AONI CDIO1		Grounded (0V) - 3.3V
O.F.	AONI CDIO4	AON_GPIO1	DIO-PD:nppu	Always on I/O
25	AON_GPIO1	GPIO20	''	Configurable I/O
24	61 1/2 555	TIMER [5]		Counter time [5]
26	CLK_REF	-	-	=
27	AIO2	-	AIO	ADC channel 2
			B-PU:nppd	Configurable I/O
		I2C0_SCL	DO	I2C 0 serial clock
28	GPIO10	SPI1_SSn1	DO	SPIO 1 slave select 1
		PWM0	DO	Pulse-width modulation 0
		TIMER [3]	DIO	Counter timer [3]
			B-PU:nppd	Configurable I/O
*		SPI0_SCLK	DO	SPIO serial clock
29	GPIO12	I2C1_SCL	DO	I2C1 serial clock
		UART1_TXD	DO	UART1 transmit data
		PWM1	DO	Pulse-width modulation 1
			B-PU:nppd	Configurable I/O
			DO I	SPIO master out/slave in
		SPI0_MOSI		of to master out slave in
30	GPIO7	SPIO_MOSI I2CO_SCL	DO	12C0 serial clock
30	GPIO7			

			B-PU:nppd	Configurable I/O
		SPI0_MISO	DI	SPIO master in/slave out
31	GPIO13	I2C1_SDA	В	I2C1 serial data
		UART1_RXD	DI	UART1 receive data
		PWM0	DO	Pulse-width modulation 0
32	GND	_	Ground	_

## 2.3. Pin description and alternative functions


This document section provides a detailed pin diagram, illustrating the configuration and connectivity of the pins on the System-in-Package.

TABLE 2: PINOUT ALTERNATIVE FUNCTION.

Pad Number	Pad Name	Boot Configuration	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
1	ANTENNA	_	_	_	_	-	-	-	-	_
2	GND	_	_	-	-	-	-	-	-	-
3	GPIO3	_	GPIO3	UART0_CTSn	UART2_TXD	SPI1_MOSI	-	PWM1	-	-
4	GPIO1	BOOT_CONFIG	GPIO1	_	UART2_TXD	-	-	-	_	-
5	GPIO5	_	GPIO5	UART0_TXD	I2C1_SCL	SPI1_SCLK	-	PWM3	_	-
6	GPIO4	_	GPIO4	UART0_RXD	I2C1_SDA	SPI1_MISO		PWM2	-	-
7	SWD_CLK	_	_	_	UART2_RXD	UART1_RTSn	-	PWM4	_	GPIO18
8	SWD_IO	_	_	_	UART2_TXD	UART1_CTSn	-	PWM5	_	GPIO19
9	eSIM_VCC	_	_	-	-	-	_	-	-	-
10	uSIM_VCC	_	_	-	-	-	-	-	-	-
11	uSIM_IO	_	_	-	_	-	_	-	_	-
12	eSIM_IO	_	_	_	-	_	_	-	-	-
13	GND	_	_	-	-	-	_	_	-	_
14	uSIM_CLK	_	-	-	-	-	-	-	_	-
15	eSIM_CLK	_	-	-	-	-	-	-	_	-
16	GPIO2	_	GPIO2/Timer0	UART0_RTSn	UART2_RXD	SPI1_SSn0	-	PWM0	_	_
17	uSIM_RSTN / eSIM_RSTN	-	-	-	_	_	_	_	_	_
18	GPIO6	-	GPIO6/Timer1	SPI0_SSn0	12C0_SDA	UART1_RTSn	-	PWM4	_	_
19	VDD	-	-	-	_	_	-	-	-	-
20	WAKEUP0	-	-	-	_	-	-	-	-	-
21	RESETN	-	-	_	_	_	-	-	_	-
22	AIO4	-	-	_	_	-	-	-	-	-
23	GND	-	-	_	_	_	_	-	_	_
24	IO_1833_SEL	-	-	_	_	_	_	-	_	_
25	AON_GPIO1	-	GPIO20/Timer5	_	_	_	-	-	_	-
26	CLK_REF	-	-	_	_	_	_	-	_	_
27	AIO2	_	_	_	_	_	_	-	_	-
28	GPIO10	-	GPIO10/Timer3	I2C0_SCL	-	SPI1_SSn1	-	PWM0	_	-
29	GPIO12	-	GPIO12	SPI0_SCLK	I2C1_SCL	UART1_TXD	-	PWM1	-	-
30	GPIO7	-	GPIO7	SPI0_MOSI	I2C0_SCL	UART1_CTSn	-	PWM5	-	-
31	GPIO13	-	GPIO13	SPI0_MISO	I2C1_SDA	UART1_RXD	-	PWM0	-	-
32	GND	-	-	-	-	-	-	-	-	-

Color code:

TABLE 3: ALTERNATIVE FUNCTION COLOR CODE — BY INTERFACE.



#### 3 STATIC CHARACTERISTICS

#### 3.1 General operating range

Operating conditions include the iMCP HTNB32L parameters that meets all performance specifications, when used within the operating conditions, unless otherwise noted in those sections (provided the absolute maximum ratings have never been exceeded).

TABLE 4: GENERAL OPERATING RANGE.

Parameter	Min	Тур.	Max	Unit
Supply Voltage	2.7	3.3	3.6	V
Operating Temperature	-20	-	+70	°C

## 3.2 Absolute maximum ratings

The absolute maximum ratings reflect the stress levels that, if exceeded, may cause permanent damage to the device. No functionality is guaranteed outside the operating specifications.

Table 5: Absolute Maximum Ratings.

Parameter	Min	Max	Unit
Supply Voltage	-0.3	4.5	V
Analog IO	-0.3	3.6	V
GPIO	-0.3	V <sub>DD</sub> + 0.3	V
uSIM Interface	-0.3	V <sub>DD</sub> + 0.3	V
Storage Temperature	-55	+150	°C

#### 3.3 MCU I/O Port Characteristics

The MCU I/O ports characteristics depends on the configuration of the IO\_1833\_SEL pin, which configure the GPIO  $V_{DD}$  voltage value to 1.8V (floating) or 3.3V (connected to GND).

TABLE 6: 1.8 V DIGITAL I/O CHARACTERISTICS.

Symbol	Parameter	Min	Тур.	Max	Unit
$V_{IL}$	I/O Input low level voltage	ı	1	0.2 <i>V<sub>DD</sub></i>	
$V_{IH}$	I/O Input high level voltage	0.7 <i>V<sub>DD</sub></i>	-	-	\/
$V_{OL}$	Output low level voltage for an I/O pin	-	-	0.15 <i>V<sub>DD</sub></i>	V
V <sub>OH</sub>	Output high level voltage for an I/O pin	0.8 <i>V<sub>DD</sub></i>	-	=	

$V_{HYS}$	Schmitt hysteresis voltage	62	-	111	mV	
$I_{IL}$	Input low leakage current	-10	-	10		
$I_{IH}$	Input high leakage current	-10	-	10	μΑ	
$I_{OL}$	Output low current	-	12.2	-		
I <sub>OH</sub>	Output high current	-	11.4	-	mA	
$I_{OL-AON}$	Output low current (AON_GPIO#)	-	12.2	-		
$I_{OH-AON}$	Output high current (AON_GPIO#)	-	4	-		
$I_{OZL}$	Low-level, tri-state leakage current	-10	-	10		
$I_{OZH}$	High-level, tri-state leakage current	-10	-	10	μΑ	
$R_{PU}$	Pull-up resistor	117	-	331	kΩ	
$R_{PD}$	Pull-down resistor	91	-	291	K\$2	
$C_{IO}$	I/O capacitance	-	-	3.5	pF	

TABLE 7: 3.3 V DIGITAL I/O CHARACTERISTICS.

Symbol	Parameter	Min	Тур.	Max	Unit
$V_{IL}$	I/O Input low level voltage	1	-	0.2 <i>V<sub>DD</sub></i>	
$V_{IH}$	I/O Input high level voltage	0.7 <i>V<sub>DD</sub></i>	T	-	V
$V_{OL}$	Output low level voltage for an I/O pin	h	=	0.15 <i>V<sub>DD</sub></i>	V
$V_{OH}$	Output high level voltage for an I/O pin	0.8 <i>V<sub>DD</sub></i>		-	
$V_{HYS}$	Schmitt hysteresis voltage	121	-	181	mV
$I_{IL}$	Input low leakage current	-10	=	10	μA
$I_{IH}$	Input high leakage current	-10	-	10	μΑ
I <sub>OL</sub>	Output low current	-	19.3	-	
I <sub>OH</sub>	Output high current	-	37	-	mA
$I_{OL-AON}$	Output low current (AON_GPIO#)	-	19.3	-	1117 (
$I_{OH-AON}$	Output high current (AON_GPIO#)	-	4	-	
I <sub>OZL</sub>	Low-level, tri-state leakage current	-10	-	10	^
I <sub>OZH</sub>	High-level, tri-state leakage current	-10	-	10	μA
$R_{PU}$	Pull-up resistor	58	-	133	kΩ
$R_{PD}$	Pull-down resistor	52	-	128	K77
C <sub>IO</sub>	I/O capacitance	-	-	3.5	рF

Table 8: DIGITAL I/O CHARACTERISTICS OF USIM INTERFACE.

Symbol	Parameter	Min	Тур.	Max	Unit
$V_{IL}$	I/O Input low level voltage	=	ı	0.2 <i>V<sub>DD</sub></i>	
$V_{IH}$	I/O Input high level voltage	0.7 <i>V<sub>DD</sub></i>	-	=	V
$V_{OL}$	Output low level voltage for an I/O pin	-	ī	0.15 <i>V<sub>DD</sub></i>	V
$V_{OH}$	Output high level voltage for an I/O pin	0.8 <i>V<sub>DD</sub></i>	ı	=	
$V_{HYS}$	Schmitt hysteresis voltage	62	ı	111	mV
I <sub>IL</sub>	Input low leakage current	-10	-	10	^
$I_{IH}$	Input high leakage current	-10	-	10	μΑ

$I_{OL}$	Output low current	-	12.2	-	
I <sub>OH</sub>	Output high current	-	11.4	-	mA
$I_{OL-AON}$	Output low current (AON_GPIO#)	-	12.2	-	1117 (
$I_{OH-AON}$	Output high current (AON_GPIO#) -		4	-	
I <sub>OZL</sub>	Low-level, tri-state leakage current	-10	-	10	^
$I_{OZH}$	High-level, tri-state leakage current -10		-	10	μA
$R_{PU}$	Pull-up resistor 117 -		331	kΩ	
$R_{PD}$	Pull-down resistor 91		-	291	K <b>1</b> 2
C <sub>10</sub>	I/O capacitance 3.5		3.5	рF	

TABLE 9: DIGITAL I/O CHARACTERISTICS OF RESET AND WAKE-UP PINS.

Symbol	Parameter	Min	Max	Unit
$V_{IL}$	I/O Input low level voltage	-	0.2 <i>V<sub>DD</sub></i>	V
$V_{IH}$	I/O Input high level voltage	0.7 <i>V<sub>DD</sub></i>	-	V
$V_{HYS}$	Schmitt hysteresis voltage	200	-	mV
$I_{IL}$	Input low leakage current	-10	-	
$I_{IH}$	I <sub>IH</sub> Input high leakage current		0.3	μΑ
$R_{PU}$	Pull-up resistor	200	300	kΩ
C <sub>IO</sub>	I/O capacitance	1.2	2	рF

## 4 RF CHARACTERISTICS

# 4.1. Supported RF bands/connectivity and Output Power

TABLE 10: IMCP HTNB32L SUPPORTED NB-IOT BANDS.

RF Band	Transmit (TX) Frequency [MHz]	Receive (RX) Frequency [MHz]	Max. Output Power [dBm]	Min. Output Power [dBm]
LTE B1	1920 – 1980	2110 – 2170	TOWCI [dbiii]	TOWCI [dbiii]
LTE B2	1850 – 1910	1930 – 1990		
LTE B3	1710 – 1785	1805 – 1880		
LTE B4	1710 – 1755	2110 – 2155		
LTE B5	824 – 849	869 – 894		
LTE B8	880 – 915	925 – 960		
LTE B12	699 – 716	729 – 746		
LTE B13	777 – 787	746 – 756		
LTE B14	788 – 798	758 – 768		
LTE B17	704 – 716	734 – 746	23dBm ± 2dB	< -39dBm
LTE B18	815 – 830	860 – 875		
LTE B19	830 – 845	875 – 890		
LTE B20	832 – 862	791 – 821		
LTE B25	1850 – 1915	1930 – 1995		
LTE B26	814 – 849	859 – 894		
LTE B28	703 – 748	758 – 803		
LTE B66	1710 – 1780	2110 – 2200		
LTE B70	1695 – 1710	1995 – 2020		
LTE B85	698 – 716	728 – 746		

# 4.2. NB-IoT transmission current consumption

TABLE 11: IMCP HTNB32L NB-IOT TRANSMITTER CURRENT CONSUMPTION.

RF band	RF output	Current
IN Daild	power [dBm]	consumption [mA]
LTE B1	TBD	TBD
LTE B2	TBD	TBD
LTE B3	TBD	TBD
LTE B4	TBD	TBD
LTE B5	TBD	TBD
LTE B8	TBD	TBD
LTE B12	TBD	TBD
LTE B13	TBD	TBD
LTE B14		
LTE B17	TBD	TBD
LTE B18	TBD	TBD
LTE B19	TBD	TBD
LTE B20	TBD	TBD
LTE B25	TBD TBD	
LTE B26	TBD TBD	
LTE B28	TBD	TBD

LTE B66	TBD	TBD
LTE B70	TBD	TBD
LTE B85	TBD	TBD

## 4.3. NB-IoT receiving sensitivity

The table X shows the conducted RF receiving sensitivity of iMCP HTNB32L.

TABLE 12: IMCP HTNB32L TYPICAL CONDUCTED RX SENSITIVITY.

RF band	Typical Conducted NB-IoT Sensitivity Level  @ 95% of Maximum Throughput
LTE B1	TBD
LTE B2	TBD
LTE B3	TBD
LTE B4	TBD
LTE B5	TBD
LTE B8	TBD
LTE B12	TBD
LTE B13	TBD
LTE B14	TBD
LTE B17	TBD
LTE B18	TBD
LTE B19	TBD
LTE B20	TBD
LTE B25	TBD
LTE B26	TBD
LTE B28	TBD
LTE B66	TBD
LTE B70	TBD
LTE B85	TBD

# 4.4. Radio Frequency (RF) integration

A  $50\Omega$  RF track (with maximum VSWR 1.1:1, and 0.5 dB loss) is recommended to connect the module's antenna pin to standard RF antenna connectors (e.g. SMA, U.FL, etc.).

TABLE 13: RF TRACK REQUIREMENTS.

Pad #	RF Pin	Impedance	VSWR TX/RX (max.)
2	GND	-	-
1	Antenna	50Ω	1.8
32	GND	-	-

#### 5 FUNCTIONAL OVERVIEW

#### 5.1. Low power modes

The iMCP HTNB32L-XXX has two groups of low power modes. Each group is described in Subsection 0 and Subsection \( \Delta \).

#### Sleep Manager

The Sleep Manager is implemented considering the state of each task running in the FreeRTOS environment. Thus, the Sleep Manager respects the deadline of every NB task, either waiting for its end or taking it into account to determine the most appropriate sleep mode level. More information can be found at HTNB32L-XXX-UM-0005 document.

Power Mode	Current Consumption (µA)
Sleep1	0.8
Sleep2	6.33
Hibernate1	15.3
Hibernate2	4200

TABLE 14: SLEEP MANAGER - LOW POWER MODES.

## • Sleep Mode Test Functions

The Sleep Mode Test Functions are low level routines that enables configuring the iMCP HTNB32L-XXX device to a specific low power mode. Unlike Sleep Manager, the test functions do not consider the state of any OS or NB-loT (stack) task.

Power Mode	Current
rowei mode	Consumption (µA)
Sleep1	0.8
Sleep2	2.99
Hibernate1	6.86
Hibernate2	14.97

TABLE 15: SLEEP MODE TEST FUNCTIONS - LOW POWER MODES.

#### 5.2. USIM interface

The iMCP HTNB32L implements a USIM interface that can be used to control either:

- the module's internal embedded SIM (eSIM), HTNB32L-XX1devices, or
- an external USIM (plastic SIM card).

The iMCP HTNB32L-XX1 devices need an external connection, to ensure the internal eSIM connectivity to the module. The required connections are between pins eSIM\_VCC (9) and uSIM\_VCC (10), eSIM\_IO (11) and uSIM\_IO (12), eSIM\_CLK (14) and eSIM\_CLK (15).




FIGURE 4: IMCP HTNB32L-XX1 CONNECTIONS FOR EMBEDDED SIM.

## 5.3. UART interface

iMCP HTNB32L supports up to three UART. The following are the UART specifications:

- Configurable band rate 4.9 Kbps, 9.6 Kbps, 115.2 Kbps, 921.6 Kbps, up to 3 Mbps
- Independent 32 bytes Tx/Rx FIFO
- Support transmit and receive 5-bit~8-bit characters
- Support odd, even, and no check
- Support 1 or 2 stop bit
- Support DMA operation
- Support flow control (UARTO/1)
- Support NRZ coding

#### 5.4. I<sup>2</sup>C interface

iMCP HTNB32L supports up to two I2C. The following are the I2C specifications:

- Configurable clock up to 400 kHz
- Master or slave configurable
- Independent 16 bytes Tx/Rx FIFO
- Support 7/10-bit address
- Support DMA operation
- Support clock extension
- Configurable SCL waveform

#### 5.5. SPI interface

iMCP HTNB32L supports up to two SPI. The following are the SPI specifications:

- Configurable clock up to 25.6 MHz
- Master or slave configurable
- Independent Tx/Rx FIFO
- Configurable CPOL/CPHA
- Support DMA operation

#### 5.6. Analog to Digital Converter (ADC)

iMCP HTNB32L AUXADC includes the following functional modules:

• Analog channel module:

- o Apply the channel to the divider circuit for voltage adjustment (m\*R)
- o Send this voltage signal to the input port of AUXADC
- Temperature sensor: The thermal sensor output voltage changes according to the change of the chip temperature.
- 12-bit AUXADC: Quantize the input voltage into 12-bit digital data




FIGURE 5: AUXADC DIAGRAM.

The internal AUXADC block have some requirements:

TABLE 16: AUXADC INPUT CHANNEL.

Input Chanel	Application	Input range
AIO2/4 pin	External signal acquisition	0 – 3.4 V
Temperature Sensor	Internal temperature sensor signal	- 40°C – 85°C
VDD pin	Voltage monitoring	2.7V - 4.3 V

## 5.7. Configurable GPIOs

There are 13 GPIOs in iMCP HTNB32L-XXX (including one AON GPIOs).

- Each GPIO supports:
  - o Internal pull-up
  - o Internal pull-down
  - o No-pull options
- When powered up, default configuration of GPIOs are configured as input and pull-down

## 5.8. Timers and Watchdogs

The iMCP HTNB32L-XXX devices include six general-purpose timers, six PWM and one watchdog.

#### General-purpose Timers

The general-purpose timers are based on 32-bit up counter. They feature an independent channel for input capture (pulse counter) and can be used to generate PWM outputs.

Counter Timer Capture Channels Input Pin Resolution Timer0 32bit Yes GPIO2 Timer1 32bit Yes GPIO6 Timer2 32bit No Timer3 32bit Yes GPIO10 Timer4 32bit No Yes Timer5 32bit AON\_GPIO1

TABLE 17: IMCP HTNB32L-XXX TIMER PERIPHERAL INFORMATION.

## Watchdog Timer

The iMCP HTNB32L-XXX features a watchdog timer that can reset the device in the event of a crash. It is clocked by a 32.768 kHz internal RC oscillator and must be periodically reset (kicked) using a general-purpose timer.

#### 5.9. Security

The iMCP HTNB32L-XXX contains security blocks for the NB-IoT protocol, as well as for the host application, embedded in both hardware and into its SDK. It includes security features such as:

- Hardware encryption and decryption module (AES and SHA).
- Secure boot.
- Flash encryption.
- True Random Number Generator (TRNG).
- Datagram Transport Layer Security (DTLS).
- Transport Layer Security (TLS).
- Secure Sockets Layer (SSL).

## 5.10. Wake-up Signal

The wake-up pin of iMCP HTNB32L-XXX is used to wake the system from sleep mode by generating a rising edge signal, which triggers a wake-up event on the microcontroller and restores the system status. Figure 6 illustrates an example of push button schematic to generate this rising edge on the wake-up pin.




FIGURE 6: WAKE-UP PIN FUNCTIONALITY.

## 6 MEMORY MAPPING

## 8.1. Flash Memory Layout

The HTNB32L-XXX has a 1.6 MB partition for the system image and 0.9 MB is reserved for user and new features. The flash memory layout of the HTNB32L-XXX device is illustrated in Figure 7:




FIGURE 7: FLASH MEMORY LAYOUT.

## 8.2. RAM Memory Layout

The RAM memory layout of the iMCP HTNB32L-XXX device is illustrated in Figure 8:





FIGURE 8: RAM MEMORY LAYOUT.

## 7 PACKAGING INFORMATION

# 7.1. Package Outline



# **BOTTOM VIEW**

FIGURE 9: PACKAGE OUTLINE.



FIGURE 10: PACKAGE OUTLINE SIDE VIEW.

## 7.2. Recommended PCB Footprint




FIGURE 11: RECOMMENDED PCB FOOTPRINT.




FIGURE 12: RECOMMENDED PCB FOOTPRINT FOR SHIELDED HTNB32L-XXX.

## 8 ORDERING INFORMATION

## 8.1. Marking




FIGURE 13: PART NUMBER DESCRIPTION.

TABLE 18: PART NUMBERS DESCRIPTION TABLE.

Option number	Region	Shielding	Integrated eSIM	
000	BR	NO	NO	
001	BR	NO	YES	
010	BR	YES	NO	
011	BR	YES	YES	
Z00	GLOBAL	NO	NO	
Z01	GLOBAL	NO	YES	
Z10	GLOBAL	YES	NO	
Z11	GLOBAL	YES	YES	

# 8.2. Tray packaging

TABLE 19: ORDERING INFORMATION.

Part number	Package	
rait number	Name	Description
HTNB32L-XXX	iMCP HTNB32L	SiP module in LGA package; body 13mm x 13mm

#### 9 STORAGE AND HANDLING



# **CAUTION**

# ELECTROSTATIC and MOISTURE SENSITIVE DEVICE




LEVEL 3

- Baking for 24 hours at 125 ±5°C is strongly recommended prior to mounting.
- Take proper precautions to avoid high-energy electrostatic discharge (ESD) as permanent damage may occur.
- For handling methods refer to the latest ESD Association standard ANSI/ESD S20.20.
- Do not expose the device to corrosive gases, extreme humidity, extensive direct sunlight.
- The device is susceptible to delamination or crack damage induced by absorbed moisture and high temperature.
- Shelf life in sealed bagged tray: 12 months at ≤40°C and ≤90% relative humidity (RH).
- This device is rated MSL 3.
- For bagged tray lots: after the bag is opened, the humidity card must read ≤20% (at 23 ±5°C), and the devices must be mounted within 168 hours at environmental conditions of ≤30°C, ≤60% RH.
- If the above condition is not met, baking for 24 hours at 125 ±5°C is mandatory prior to mounting.
- For moisture sensitivity devices precaution methods refer to the latest standard IPC/JEDEC-J-STD-033.
- For any other packing method: baking is required for 192 hours at 40°C prior to mounting.
- This device is composed of all RoHS-compliant materials. Refer to **Erro! Fonte de referência não encontrada.** for typical Pb-Free reflow conditions.
- Hand soldering is not recommended for this device.
- For moisture sensitivity classification and soldering methods, refer to the latest standard IPC/JEDEC-J-STD-020.
- Do not drop, shock or apply mechanical stress.

## 9.1. Tray packaging

Soldering conditions depend greatly on the solder paste that is used and as such are application specific. The picture below depicts typical Pb-free soldering conditions as seen in IPC/JEDEC-J-STD-020 standard, which are commonly used in the industry. However, ultimately, we recommend that the instructions of the solder supplier are followed.



Min preheat temperature ( $T_{smin}$ ): 150 °C Max preheat temperature ( $T_{smax}$ ): 200 °C Preheat (soaking) time ( $T_s$ ): 60 to 120 s Liquidous temperature ( $T_L$ ): 217 °C Peak temperature ( $T_p$ ): 260 °C Max ramp-up rate ( $T_L$  to  $T_p$ ): 3 °C/s Time above  $T_L$  ( $t_L$ ): 60 to 150 s Classification temperature ( $T_c$ ): 260 °C Time above  $T_C$  -5 °C ( $t_p$ ): 30 s Max ramp-down rate ( $T_p$  to  $T_L$ ): 6 °C/s Max time 25 °C to  $T_p$ : 8 minutes

FIGURE 14: TYPICAL PB-FREE REFLOW CONDITIONS (IPC/JEDEC-J-STD-020).

## 10 APPENDIX AND REFERENCES

A list of complementary documents (all available in the HTNB32L-XXX SDK) is presented in Table 20 and Table 21. To request access to these documents, please contact <a href="mailto:imcp@htmicron.com">imcp@htmicron.com</a>.

#### 11.1. User Manuals

TABLE 20: IMCP HTNB32L-XXX USER MANUALS LIST.

Document	Status	
HTNB32L-XXX-UM0001-Getting_Started	Confidential	
HTNB32L-XXX-UM0002-AT_Commands	Confidential	
HTNB32L-XXX-UM0003-HTTools	Confidential	
HTNB32L-XXX-UM0004-SDK_User_Manual	Confidential	
HTNB32L-XXX-UM0005-PMU_SleepModes	Confidential	
HTNB32L-XXX-UM0006-Memory_Layout	Confidential	

## 11.2. Application Notes

TABLE 21: IMCP HTNB32L-XXX APPLICATION NOTES LIST.

Document	Status
HTNB32L-XXX-AN0001-MQTT_Example	Confidential
HTNB32L-XXX-AN0002-Driver_Example	Confidential

#### **DISCLAIMER**

This document is a property of HT Micron and cannot be reproduced without its consent. Information herein contained are for informational purposes only and HT Micron assumes no responsibility for errors or omissions in this document. HT Micron documents, products, product specifications and descriptions may change without notice, at any time. Purchasers should obtain the latest relevant information on HT Micron products before placing orders.

HT Micron assumes no liability for customer product applications, design or damage to any equipment resulting from the use of HT Micron products outside of specifications and parameters.

No license of any patent, copyright or any other intellectual property right is granted by this document, whether by implication, estoppel or otherwise. HT Micron assumes no liability for any materials, products or information provided in this document except as may be provided in Terms and Conditions of Sale for customers purchasing directly from HT Micron.

Products, specifications, and information are provided on an "as is" basis for reference purposes only and without warranties of any kind. HT Micron does not warrant the accuracy or completeness of information contained in this document.

HT Micron products are not intended for use in life support, medical care, safety equipment, or any other application in which product failure could lead to loss of life, personal injury, physical or environmental damage.

# **ABBREVIATIONS**



## LIST OF FIGURES

Figure 1: iMCP HTNB32L-XXX block diagram	<i>.</i>
Figure 2. Typical Application	
Figure 3: iMCP HTNB32L-XXX pinout	
Figure 4: iMCP HTNB32L-XX1 connections for embedded sim	16
Figure 5: AUXADC Diagram.	17
Figure 6: Flash Memory Layout	20
Figure 7: RAM Memory Layout.	2
Figure 8: Package outline	22
Figure 9: Package outline side view.	22
Figure 10: Recommended PCB footprint.	2
Figure 11: Recommended PCB footprint for shielded HTNB32L-XXX	
Figure 12: Part Number description	2 <del>-</del>
Figure 13: Typical PB-Free Reflow Conditions (IPC/JEDEC-J-STD-020)	2!
LIST OF TABLES	
Table 1: Pinout alternative function.	-
Table 2: Pinout alternative function.	
Table 3: Alternative function color code – by interface.	10
Table 4: General Operating range	10
Table 5: Absolute Maximum Ratings	
Table 6: 1.8 V digital I/O characteristics	
Table 7: 3.3 V digital I/O characteristics	
Table 8: digital I/O characteristics of uSIM interface	1
Table 9: digital I/O characteristics of RESET and WAKE-UP pins	12
Table 10: iMCP HTNB32L Supported NB-IoT Bands	
Table 11: iMCP HTNB32L NB-IoT transmitter current consumption	
Table 12: iMCP HTNB32L Typical Conducted RX Sensitivity	
Table 13: RF Track requirements	
Table 14: Sleep Manager - Low Power Modes	
Table 15: Sleep Mode Test Functions - Low Power Modes	
Table 16: AUXADC input channel	
Table 17: Part numbers description table	
Table 18: Ordering Information	
Table 19: iMCP HTNB32L-XXX User Manuals list	
Table 20: iMCP HTNB32L-XXX Application Notes list	20

## **REVISION HISTORY**

Revision	Date	Remarks
00	April, 2024	Initial draft
01	July, 2024	"Timers and Watchdogs" section added "Security section" section added "Wake-up Signal" section added
02	May, 2025	"ANATEL certification" added "Operating temperature" updated "Software features" updated

## **CONTACT**

HT MICRON SEMICONDUTORES S.A.

Av. Unisinos, 1550 | 93022-750 | São Leopoldo | RS | Brasil www.htmicron.com.br

## **DOCUMENT INFORMATION**

Document Title: iMCP HTNB32L - SiP NB-IoT

Document Subtitle: NB-IoT Wireless Communication System-in-Package

Classification: Public Document Doc. Type: DATASHEET

Revision: Rev. 02 Date: 16/05/2025 Code: DSXXX