## Computação Reconfigurável Aula 2

Valeri Skliarov, Prof. Catedrático

Email: skl@ua.pt
URL: http://sweet.ua.pt/skl/

Departamento de Eletrónica, Telecomunicações e Informática Universidade de Aveiro

http://elearning.ua.pt/

### Revisão da aula anterior

### Primeiros passos:







```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity TopTrivial is
    port ( sw : in std_logic_vector (15 downto 0);
        led : out std_logic_vector (15 downto 0));
end TopTrivial;

architecture Behavioral of TopTrivial is
begin
        led <= sw;
end Behavioral;
```

```
# Switches
#Bank = 34, Pin name = IO_L21P_T3_DQS_34, Sch name = SW0
set property PACKAGE PIN U9 [get ports {sw[0]}]
set property IOSTANDARD LVCMOS33 [get ports {sw[0]}]
#Bank = 34, Pin name = IO 25 34, Sch name = SW1
set property PACKAGE PIN U8 [get ports {sw[1]}]
set_property IOSTANDARD_LVCMOS33 [get_ports {sw[1]}]
#Bank = 34, Pin name = IO L23P T3 34,Sch name = SW2
set property PACKAGE PIN R7 [get ports {sw[2]}]
set_property IOSTANDARD_LVCMOS33 [get_ports {sw[2]}]
#Bank = 34, Pin name = IO L19P T3 34, Sch name = SW3
set property PACKAGE PIN R6 [get ports {sw[3]}]
set property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
#Bank = 34, Pin name = IO_L19N_T3_VREF_34,Sch name = SW4
set property PACKAGE PIN R5 [get ports {sw[4]}]
set property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
#Bank = 34, Pin name = IO_L20P_T3_34,Sch name = SW5
set property PACKAGE PIN V7 [get ports {sw[5]}]
set property IOSTANDARD LVCMOS33 [get ports {sw[5]}]
#Bank = 34, Pin name = IO L20N T3 34, Sch name = SW6
set property PACKAGE PIN V6 [get ports {sw[6]}]
set property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
#Bank = 34, Pin name = IO_L10P_T1_34,Sch name = SW7
set property PACKAGE PIN V5 [get ports {sw[7]}]
```


### Aula 2

- Síntese e simulação
- Tipos de dados, objetos e operadores
- Instruções de controlo decisão: if, when, with, case
- Processos combinatórios e sequenciais
- VHDL comportamental e estrutural
- Exemplos:
  - Operações aritméticas
  - Processos
  - Conversão de tipos

Bibliografia: V.Sklyarov, I.Skliarova, A.Barkalov, L.Titarenko. Synthesis and Optimization of FPGA-Based Systems. Springer, 2014.

### VHDL (três partes principais)

### Três partes principais:



### VHDL (três tipos de descrição principais)


```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
                                                          2.
entity TopTrivialNew is
             clk
                    : in std logic;
     port (
                    : in std_logic_vector (15 downto 0);
             SW
             led
                    : out std_logic_vector (15 downto 0));
end TopTrivialNew;
                                       Declaração de sinais
architecture my of TopTrivialNew is
                                   : std_logic;
        signal
                 divided clk
begin
led <= sw when divided_clk = '1' else (others => '0');
                 entity work.clock_divider
div
                  port map( clk, '0', divided_clk);
end my;
```


#### **VHDL:**

- 1. Comportamental.
- **Estrutural**
- 3. Misto

Frequência do relógio da placa 100 MHz

### VHDL (sumário)





### -- comentários até final da linha

Inserir/remover comentários para um conjunto de linhas



### Síntese e simulação

```
Simulação
comportamental
```

por exemplo:

uae nartos:

- Geralmente vai precisar de duas partes:
- Código VHDL de que queremos simular;
   Código VHDL adicional que se chama testbench.

Síntese, implementação


e teste

### Simulação. Exemplo 1.


```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity TopTrivial is
   port ( sw : in std_logic_vector (15 downto 0);
        led : out std_logic_vector (15 downto 0));
end TopTrivial;


architecture Behavioral of TopTrivial is
begin
        led <= sw;
end Behavioral;
```




```
library IEEE:
                                         Testbench
use IEEE.std logic 1164.all;
entity for example is
end for example:
architecture behavior of for example is
  signal sw in
                 : std logic vector (15 downto 0);
  signal led out : std logic vector (15 downto 0):
  component TopTrivial
                 : in STD LOGIC VECTOR (15
  port ( sw
downto 0);
                 : out STD LOGIC VECTOR (15
downto 0)):
  end component;
begin
uut: TopTrivial
port map (sw => sw_in, led => led_out);
stim_proc: process
beain
 sw_in <= (others => '1');
           wait for 50 ns:
 sw_in <= (others => '1');
           wait for 100 ns:
 sw_in <= (15 downto 10 => '1', others => '0');
           wait for 50 ns:
 sw_in <= "1010101010101010":
           wait for 70 ns:
 sw_in <= (15 downto 13 => '1',10 => '1', 6 downto 5
=> '1', others => '0');
end process;
end behavior;
```









```
library IEEE;
use IEEE.std_logic_1164.all;
entity for example is
end for example;
architecture behavior of for example is
  signal sw_in : std_logic_vector (15 downto 0);
  signal led_out : std_logic_vector (15 downto 0);
  component TopTrivial
  port (
                 : in STD LOGIC VECTOR (15 downto 0):
           SW
                : out STD_LOGIC_VECTOR (15 downto 0));
  end component:
begin
uut: TopTrivial
port map (sw => sw_in, led => led_out);
stim proc: process
begin
 sw in <= (others => '1');
                                                       wait for 50 ns;
 sw in <= (others => '1');
                                                       wait for 100 ns;
 sw_in <= (15 downto 10 => '1', others => '0');
                                                       wait for 50 ns:
 sw in <= "1010101010101010";
                                                      wait for 70 ns;
 sw_in <= (15 downto 13 => '1',10 => '1', 6 downto 5 => '1', others => '0');
end process:
end behavior;
```


#### Pode alterar o código da seguinte forma:


```
library IEEE:
      use IEEE.std logic 1164.all:
      library xil_defaultlib;
      entity for example is
      end for_example;
      architecture behavior of for example is
         signal sw_in : std_logic_vector (15 downto 0);
         signal led_out : std_logic_vector (15 downto 0);
remover
         component TopTrivial
         port ( sw : in STD LOGIC VECTOR (15 downto 0);
                 led : out STD LOGIC VECTOR (15 downto 0)):
       end component;
       begin
      uut: TopTrivial
      uut: entity xil_defaultlib.TopTrivial
      port map (sw => sw in, led => led out);
      stim_proc: process
      begin
        sw in <= (others => '1');
                                                              wait for 50 ns;
        sw_in <= (others => '1');
                                                              wait for 100 ns:
        sw in <= (15 downto 10 => '1', others => '0');
                                                              wait for 50 ns;
        sw_in <= "1010101010101010";
                                                              wait for 70 ns:
        sw in <= (15 downto 13 => '1', 10 => '1', 6 downto 5 => '1', others => '0');
      end process;
      end behavior:
```

### Simulação. Exemplo 2 (divisor da frequência).

```
library IEEE:
use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC ARITH.all:
use IEEE.STD LOGIC UNSIGNED.all;
entity clock_divider is
           (clk, reset
port
                        : in std logic;
            divided clk: out std logic
                                             );
end clock divider:
architecture Behavioral of clock_divider is
  signal internal clock: std logic vector (2 downto 0);
begin
process(clk)
begin
if rising edge(clk) then
 if reset = '1' then
                      -- reset sincrono
           internal clock <= (others=>'0');
           internal clock <= internal clock+1;
 else
 end if:
end if:
end process;
divided clk <= internal clock(internal clock'left);
end Behavioral:
```


```
library IEEE;
use IEEE.std_logic_1164.all;
library xil defaultlib;
entity testbench is
end testbench:
architecture behavior of for_example is
  signal clk
                       : std logic:
  signal rst
                       : std logic;
  signal divided clk: std logic:
constant clk period
                       : time := 50 \text{ ns}:
begin
div: entity xil_defaultlib.clock_divider
port map (clk, rst, divided clk);
clock gen process
begin
clk <= '0';
                       wait for clk period/2;
clk <= '1':
                        wait for clk period/2:
end process clock gen;
stim_proc: process
begin
 rst <= '1';
                       wait for 30 ns;
 rst <= '0';
                        wait for 1000 ns;
end process:
end behavior:
```





```
library IEEE;
use IEEE.STD LOGIC 1164.all:
use IEEE.numeric std.all;
use IEEE.std logic unsigned.all;
entity Counter is
  port (reset
                     : in std_logic;
       clk
                     : in std_logic;
                     : out std logic vector(3 downto 0));
       My count
end Counter:
architecture Behavioral of Counter is
signal count : std logic vector(3 downto 0);
begin
counter: process (clk)
                                    Simulação.
begin
 if rising_edge(clk) then
                                     Exemplo 3
    if reset = '1' then
       count <= (others => '0'):
                                    (contador).
    else count <= count + 1:
    end if:
 end if:
end process counter;
My_count <= count;
```

```
library IEEE:
use IEEE.std logic 1164.all;
library xil defaultlib;
entity for example is
end for example:
architecture behavior of for example is
  signal reset, clk: std logic := '0';
  signal My count : std logic vector(3 downto 0);
  constant clk period
                           : time := 50 \text{ ns};
begin
uut: entity xil defaultlib.Counter
port map (clk, reset, My count);
clk generator: process
begin
 clk <= '0'; wait for clk_period/2;
 clk <= '1'; wait for clk period/2;
end process clk_generator;
stim proc: process
begin
 reset <= '1':
                           wait for 50 ns:
 reset <= '0':
                           wait for 100 ns;
 reset <= '0':
                           wait for 100 ns:
 reset <= '0':
                           wait for 100 ns:
                           wait for 500 ns:
 reset <= '0':
end process;
end behavior:
```



### Tipos de dados, objetos e operadores



	1	<u> </u>	
Vamos utilizar estes tipos:	Туре	Where declared	Possible values
	bit	standard in VHDL	'0', '1'
	bit_vector	standard in VHDL	array of bits
	boolean	standard in VHDL	false, true
	character	standard in VHDL	7-bit ASCII codes in ISE
	integer	standard in VHDL	at least 32 bits (-2 <sup>31</sup> to 2 <sup>31</sup> -1)
	natural	standard in VHDL	subtype of integer: at least from 0 to $2^{31}$ -1
	positive	standard in VHDL	subtype of integer: at least from 1 to $2^{31}$ -1
	real	There are many	floating-point values
		restrictions for synthesis	
	signed	packages: ieee.std_logic_arith ieee.numeric_std	array of std_logic,
	std_logic	package: ieee.std_logic_1164	resolved std_ulogic
	std_logic_vector	package: ieee.std_logic_1164	array of std_logic
	std_ulogic	package: ieee.std_logic_1164	'U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-'
	std_ulogic_vector	package: ieee.std_logic_1164	array of std_ulogic
Só para simulação	string	standard in VHDL	array of characters
	time	standard in VHDL	time units: hr, min, sec, ms, us, ns, ps, fs
	unsigned	packages: ieee.numeric_std, ieee.std_logic_arith	array of std_logic

O tipo **record** é definido por utilizador e permite criar um conjunto de dados dentro de uma estrutura

### Tipos de dados, objetos e operadores

Vamos considerar três tipos de objetos que são:

1. Sinais (signal) que são declarados na parte declarativa de arquitetura.

```
arquitecture <nome de arquitetura > of <nome de entidade> is

Declaração de sinais— signal
begin

Corpo de arquitetura
end <nome de arquitetura >
```

 Variáveis (variable) que são declaradas na parte declarativa de processo, função e procedimento.

```
process (sw)
variable hwc : integer range 0 to 8;
begin
--...
end process;
```

3. Constantes (**constant**) que são declaradas na parte declarativa de arquitetura, processo, função e procedimento.

### Tipos de dados, objetos e <u>operadores</u>


```
aritméticos (arithmetic)
concatenação (concatenation)
lógicos (logic)
relacionais (relational)
atribuição (assignment) (:=, <=)
deslocamento (shift)
Prioridade (precedence):
(**),
(abs),
(not),
(*),
(/),
(mod, rem),
(+ identity, - negation),
(+,-),
(&),
(rol, ror, sll, srl),
(sla, sra),
(=,/=),
(<, <=, >, >=),
(and, nand, nor, or, xnor, xor)
```

```
(+, -, *, /, abs, mod, rem, sign + and -, **),
(&),
(and, nand, nor, not, or, xnor, xor),
(=, /=, <, <=, >, >=),
(:=, <=)
(rol, ror, sla, sll, sra, srl).
```

### Instruções de controlo – decisão: *if*, *when*, *with*, *case*. Processos combinatórios



#### **Funcionamento**



### Instruções de controlo – decisão: *if*, <u>when</u>, with, case . Processos combinatórios

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity CombCircuit is
  port ( sw
                  : in std_logic_vector (1 downto 0);
                  : out std logic vector (3 downto 0));
         led
end CombCircuit:
architecture Behavioral of CombCircuit is
begin
         "0001"
                  when sw = "00" else
led <=
         "0010"
                  when sw = "01" else
         "0100"
                  when sw = "10" else
         "1000"
                  when sw = "11" else "0000":
end Behavioral;
```

00	0001
01	0010
10	0100
11	1000

Utilizar dentro de arquitetura

### Instruções de controlo – decisão: *if*, *when*, *with*, *case .*Processos combinatórios

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity CombCircuit is
  port ( sw
                  : in std_logic_vector (1 downto 0);
                  : out std logic vector (3 downto 0));
         led
end CombCircuit:
architecture Behavioral of CombCircuit is
begin
with sw select led <=
                            "0001" when "00",
                            "0010" when "01".
                            "0100" when "10",
                            "1000" when "11",
                            "0000" when others:
end Behavioral;
```

00	0001
01	0010
10	0100
11	1000

Utilizar dentro de arquitetura

### Instruções de controlo – decisão: *if*, *when*, *with*, *case*. Processos combinatórios

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity CombCircuit is
    port ( sw : in std_logic_vector (1 downto 0);
        led : out std_logic_vector (3 downto 0));
end CombCircuit;

architecture Behavioral of CombCircuit is
begin
```

```
00
0001
01
0010
10
11
1000
```

Não pode (!!!) utilizar dentro de arquitetura

### Instruções de controlo – decisão: <u>if</u>, when, with, case . Processos <u>combinatórios</u>

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity CombCircuit is
    port ( sw : in std_logic_vector (1 downto 0);
        led : out std_logic_vector (3 downto 0));
end CombCircuit;

architecture Behavioral of CombCircuit is
begin
```

```
process(sw)
begin
    if             sw = "00" then led <= "0001";
    elsif            sw = "01" then led <= "0010";
    elsif            sw = "10" then led <= "0100";
    elsif            sw = "11" then led <= "1000";
    else            led <= "0000";
    end if;
end process;</pre>
```

end Behavioral;

00	0001
01	0010
10	0100
11	1000

Não pode (!!!) utilizar dentro de arquitetura

### Utilização de constantes.

```
library IEEE;
use IEEE.STD LOGIC 1164.all:
use IEEE.STD LOGIC UNSIGNED.all;
entity CombCircuit is
  port ( sw
                   : in std_logic_vector (1 downto 0);
                   : out std logic vector (3 downto 0));
          led
end CombCircuit;
architecture Behavioral of CombCircuit is
         type for_test is array (0 to 3) of std_logic_vector(3 downto 0);
         constant for_ex : for_test:=("0001","0010","0100","1000");
begin
led <= for_ex(conv_integer(sw));</pre>
end Behavioral;
```

### Processos combinatórios

```
library IEEE;
use IEEE.STD LOGIC 1164.all:
use IEEE.STD LOGIC UNSIGNED.all;
entity TestCombProc is
                   : in std logic vector(7 downto 0);
port (
         SW
                   : out std logic vector(7 downto 0));
         led
end TestCombProc:
architecture Behavioral of TestCombProc is
 constant low
                   : integer := 5;
 constant high
                  : integer := 10;
begin
process(sw)
begin
 if (sw > low) and (sw < high) then led <= sw;
 elsif sw < low then led <= not sw;
 else led <= (others => '0');
 end if:
end process;
end Behavioral;
```

led <= sw; para valores de interruptores 6,7,8,9 ("0110", "0111", "1000", "1001").

led <= **not** sw; para valores de interruptores 0, 1, 2, 3, 4.

Para outros valores de interruptores todos os leds são iguais a 0

Todos os sinais que podem alterar valores dentro do processo devem aparecer na lista de sensibilidade

#### **library** IEEE: use IEEE.STD LOGIC 1164.all: use IEEE.STD\_LOGIC\_UNSIGNED.all; use IEEE.numeric std.all: entity TestSegProc is **generic** ( how\_fast : integer := 30); clk : **in** std logic; port ( : in std logic vector(15 downto 0); SW : **out** std logic vector(15 **downto** 0); led btnL: in std logic; btnC: in std logic; : in std\_logic); btnR end TestSeqProc; architecture Behavioral of TestSeqProc is signal internal\_clock : unsigned(how\_fast downto 0); signal divided clk : std logic; signal increment : std logic := btnL; **signal** positive reset : std logic := btnC; signal count\_enable : std\_logic := btnR; signal count : std\_logic\_vector(14 downto 0); begin led(14 downto 0) <= count;</pre>

led(15) <= divided clk;

### Processos sequenciais. Contador

```
sp1: process(clk)
begin
  if rising_edge(clk) then
                              internal clock <= internal clock+1;
 end if:
  if falling_edge(clk) then
    divided clk <= internal clock(internal clock'left - conv integer(sw));
 end if:
end process sp1;
sp2: process (divided_clk)
begin
  if rising_edge(divided_clk) then
          if positive_reset = '1' then count <= (others=>'0');
          else
            if count_enable = '1' then
                    if increment='0' then
                                            count <= count + 1;
                                            count <= count - 1;
                    else
                    end if;
            end if:
          end if:
 end if:
end process sp2;
end Behavioral;
```

### Processos sequenciais. Registo de deslocamento


```
library IEEE:
use IEEE.STD LOGIC 1164.all:
use IEEE.STD LOGIC UNSIGNED.all;
use IEEE.numeric std.all:
entity TestSeqProc is
generic ( how_fast : integer := 30);
port (
           clk : in std logic;
           sw : in std logic vector(15 downto 0);
           led : out std_logic_vector(15 downto 0);
           btnL : in std logic;
           btnC : in std_logic;
                   : in std logic);
           btnR
end TestSeqProc;
architecture Behavioral of TestSeqProc is
 signal internal clock
                             : unsigned(how fast downto 0);
 signal divided clk
                             : std logic;
 signal right
                            : std logic := btnL;
 signal positive reset
                             : std logic := btnC;
 signal load enable
                             : std logic := btnR;
                             : std_logic_vector(14 downto 0);
 signal shift
begin
led(14 downto 0) <= shift;
led(15) <= divided_clk;</pre>
```


### Processos sequenciais. Registo de deslocamento

```
sp1: process(clk)
begin
  if rising_edge(clk) then internal_clock <= internal_clock+1;</pre>
  end if:
  if falling_edge(clk) then
    divided clk <= internal clock(internal clock'left);
 end if:
end process sp1;
sp3: process (divided clk)
begin
  if rising edge(divided clk) then
          if positive_reset = '1' then shift <= (others=>'0');
          else
            if load enable = '1' then shift <= sw;
            elsif right = '1' then
                     shift <= shift(0) & shift(14 downto 1);
            else
                     shift <= shift(13 downto 0) & shift(14);
            end if:
          end if;
 end if:
end process sp3;
end Behavioral;
```

### VHDL <u>comportamental</u> e estrutural

#### Descrição do comportamento semelhante à descrição na programação






**architecture** behavioral **of** BehavioralVHDL **is begin** 

 $y \le (x1 \text{ and not } x2 \text{ and not } x3) \text{ or (not } x1 \text{ and } x2 \text{ and not } x3) \text{ or (not } x1 \text{ and not } x2 \text{ and } x3);$ 

end behavioral;

### VHDL comportamental e <u>estrutural</u>


Permite descrever um circuito com base em componentes existentes que são incluídos na descrição. Ligações entre componentes são escritas utilizando sinais



Biblioteca Xilinx UNISIM (ficheiro *unisim\_VCOMP.vhd*). Exemplo de descrição:

### VHDL comportamental






#### Mapeamento posicional

```
begin
or_circuit : OR3
port map (out_and1, out_and2, out_and3,y);
and1_circuit : AND3B2
port map (x3, x2, x1, out_and1);
and2_circuit : AND3B2
port map (x3, x1, x2, out_and2);
and3_circuit : AND3B2
port map (x1, x2, x3, out_and3);
end BEHAVIORAL;
```

```
library ieee:
use ieee.std logic 1164.all;
library UNISIM:
                                   Biblioteca Xilinx
use UNISIM. Vcomponents.all:
entity StructuralVHDL is
  port ( x1,x2,x3
                        : in std logic:
                        : out std_logic );
end StructuralVHDL:
architecture BEHAVIORAL of StructuralVHDL is
 signal out_and1 : std_logic;
                            Mapeamento nomeado
 signal out and2: std logic;
_signal out_and3 : std_logic;
begin
or circuit: OR3
   port map (10=>out and1, 11=>out and2)
             12=>out and3, O=>y);
 and1 circuit: AND3B2
   port map (10=>x3, 11=>x2, 12=>x1, 0=>out and1);
 and2 circuit: AND3B2
   port map (10=>x3, 11=>x1, 12=>x2, O=>out and2);
 and3 circuit: AND3B2
   port map (10=>x1, 11=>x2, 12=>x3, O=>out and3):
end BEHAVIORAL;
```

### VHDL <u>comportamental</u> e estrutural




Half-adder

```
library IEEE;
use IEEE.std_logic_1164.all;
entity half_adder is
  port ( A
                     : in std_logic;
                     : in std_logic;
                     : out std_logic;
         carry out
                     : out std_logic);
         sum
end half_adder;
architecture half_adder_behavior of half_adder is
begin
                   <= A xor B:
         sum
         carry_out <= A and B;
end half_adder_behavior;
```

### VHDL comportamental e <u>estrutural</u>

#### Half-adder (HA)



```
library IEEE:
use IEEE.std_logic_1164.all;
entity FULLADD is
port ( A, B, carry_in
                               : in std_logic;
          sum, carry out
                                : out std logic );
end FULLADD:
architecture STRUCT of FULLADD is
          signal s1, s2, s3 : std_logic;
component half_adder
                                : in std logic;
 port(
          A.B
          carry_out, sum
                                : out std_logic);
end component:
begin
          u1: half adder
                                port map(A, B, s2, s1);
                                port map(s1, carry_in, s3, sum);
          u2: half adder
          carry out <= s2 or s3;
                                            Descrição mista
end STRUCT:
```


```
B xoR2 sum
```

### VHDL comportamental e <u>estrutural</u>

# HA A carry\_out B sum OR2 HA carry\_in B sum sum

```
library IEEE:
use IEEE.std_logic_1164.all;
entity FULLADD is
                                : in std_logic;
port ( A, B, carry_in
                                : out std logic );
          sum, carry out
end FULLADD:
architecture STRUCT of FULLADD is
          signal s1, s2, s3 : std_logic;
component half_adder
                                : in std logic;
 port(
          A.B
          carry_out, sum
                                : out std_logic);
end component:
begin
                                port map(A, B, s2, s1);
              half adder
          u1:
          u2: half adder
                                port map(s1, carry_in, s3, sum);
          carry_out <= s2 or s3;
                                            Descrição mista
end STRUCT:
```


#### Half-adder (HA)



library xil\_defaultlib;


entity xil\_defaultlib.half\_adder

# Exemplos: operações aritméticas



Pode criar em Vivado um projeto com base em qualquer projeto existente

Depois pode só alterar código VHDL e modificar o ficheiro XDC



## Exemplos: operações aritméticas

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD LOGIC UNSIGNED.all:
use IEEE.STD LOGIC ARITH.all;
entity arith op is
port (
                                         : in std logic vector(7 downto 0):
          SW
                                         : out std logic vector(8 downto 0);
          led
          btnU, btnC, btnD, btnL, btnR : in std logic);
end arith op;
-- btnR division; btnL multiplication; btnD addition; btnC subtraction; btnU rest of division
architecture Behavioral of arith op is
 signal result : integer range 0 to 256;
 signal but : std logic vector(4 downto 0);
begin
  but <= btnU & btnC & btnD & btnL & btnR:
  result <= 256 when conv integer(sw(3 downto 0)) = 0 else
              conv integer(sw(7 downto 4)) / conv integer(sw(3 downto 0))
               when but = "00001" else
              conv integer(sw(7 downto 4)) * conv integer(sw(3 downto 0))
               when but = "00010" else
              conv integer(sw(7 downto 4)) + conv integer(sw(3 downto 0))
               when but = "00100" else
              conv integer(sw(7 downto 4)) - conv integer(sw(3 downto 0))
               when but = "01000" else
              conv_integer(sw(7 downto 4)) rem conv_integer(sw(3 downto 0))
               when but = "10000" else 0:
 led(7 downto 0) <= conv std logic vector(result, 8);</pre>
end Behavioral:
```

# Exemplos: operações aritméticas

```
library IEEE:
use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all:
use IEEE.numeric std.all: -- use IEEE.STD LOGIC ARITH.all:
entity arith op is
port (
                                         : in std logic vector(7 downto 0):
          SW
          led
                                         : out std logic vector(8 downto 0);
          btnU, btnC, btnD, btnL, btnR
                                        : in std logic);
end arith op;
-- btnR division; btnL multiplication; btnD addition; btnC subtraction; btnU rest of division
architecture Behavioral of arith op is
 signal result : integer range 0 to 256;
 signal but : std logic vector(4 downto 0);
begin
 but <= btnU & btnC & btnD & btnL & btnR;
 result <= 256 when conv integer(sw(3 downto 0)) = 0 else
              conv integer(sw(7 downto 4)) / conv integer(sw(3 downto 0))
               when but = "00001" else
              conv integer(sw(7 downto 4)) * conv integer(sw(3 downto 0))
               when but = "00010" else
              conv integer(sw(7 downto 4)) + conv integer(sw(3 downto 0))
               when but = "00100" else
              conv integer(sw(7 downto 4)) - conv integer(sw(3 downto 0))
              when but = "01000" else
             conv_integer(sw(7 downto 4)) rem conv_integer(sw(3 downto 0))
              when but = "10000" else 0:
led(7 downto 0) <= std logic vector(to unsigned(result,8)); --led(7 downto 0) <= conv_std_logic_vector(result, 8);
end Behavioral:
```

# **Exemplos: processos**


```
library IEEE:
use IEEE.STD LOGIC 1164.all:
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.numeric std.all;
entity arith_op is
port (
                                                    : in std_logic_vector(7 downto 0);
             SW
                                                    : out std logic vector(8 downto 0);
             led
                                                    : in std logic);
             btnU. btnC. btnD. btnL. btnR
end arith op;
-- btnR division; btnL multiplication; btnD addition; btnC subtraction; btnU rest of division
architecture Behavioral of arith op is
                          : integer range 0 to 256:
  signal result
                          : std logic vector(4 downto 0);
  signal but
begin
 but <= btnU & btnC & btnD & btnL & btnR;
  process(but,sw)
  begin
  if conv integer(sw(3 downto 0)) /= 0 then
     case but is
       when "00001" => result <= conv_integer(sw(7 downto 4)) / conv_integer(sw(3 downto 0));
       when "00010" => result <= conv_integer(sw(7 downto 4)) * conv_integer(sw(3 downto 0));
       when "00100" => result <= conv integer(sw(7 downto 4)) + conv integer(sw(3 downto 0));
       when "01000" => result <= conv integer(sw(7 downto 4)) - conv integer(sw(3 downto 0));
       when "10000" => result <= conv integer(sw(7 downto 4)) rem conv integer(sw(3 downto 0));
       when others => result <= 0:
     end case:
  else result <= 256:
  end if:
  end process:
 led(7 downto 0) <= std_logic_vector(to_unsigned(result,8));</pre>
end Behavioral:
```


## Exemplos: conversão de tipos

#### As funções de conversão são diferentes para pacotes diferentes


```
use ieee.std_logic_arith.all; → led(7 downto 0) <= conv_std_logic_vector(result, 8);</pre>
use ieee.numeric_std.all; → led(7 downto 0) <= std_logic_vector(to_unsigned(result,8));
```


#### Como encontrar recursos da FPGA utilizados para o seu projeto







1 CLB = 2 slices. 1 slice = 4 LUTs e 8 flip-flops








# FPGA Artix-7 (família 7 de FPGAs de Xilinx)











```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ForSim is
    Port ( sw : in STD_LOGIC_VECTOR (15 downto 0);
        led : out STD_LOGIC_VECTOR (15 downto 0));
end ForSim;

architecture Behavioral of ForSim is


begin
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ForSim is
    Port ( sw : in STD_LOGIC_VECTOR (15 downto 0);
        led : out STD_LOGIC_VECTOR (15 downto 0));
end ForSim;

architecture Behavioral of ForSim is

begin
    led <= not sw;
end Behavioral;</pre>
```



```
library IEEE;
use IEEE.std logic 1164.all:
library xil defaultlib:
         entity for example is
         end for example;
architecture behavior of for example is
  signal ssw : STD LOGIC VECTOR (15 downto 0);
  signal lled: STD_LOGIC_VECTOR (15 downto 0);
-- constant clk period : time := 50 ns;
begin
uut: entity xil_defaultlib.ForSim
         port map (sw=>ssw, led=>lled):
--clk generator: process
--begin
-- clk <= '0'; wait for clk_period/2;
-- clk <= '1'; wait for clk_period/2;
--end process clk generator;
stim_proc: process
begin
 ssw <= "11111111100000000";
                                     wait for 100 ns:
 ssw <= "0101010101010101":
                                     wait for 100 ns;
end process;
end behavior:
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ForSim is
   Port ( sw : in STD_LOGIC_VECTOR (15 downto 0);
        led : out STD_LOGIC_VECTOR (15 downto 0));
end ForSim;

architecture Behavioral of ForSim is

begin
        led <= not sw;
end Behavioral;
```

