

Computação Reconfigurável

Aula teórica 5

<http://elearning.ua.pt/>

Computação Reconfigurável

Aula 5

- **Projetos práticos para Nexys-4:**
 - controlo de displays de segmentos;
 - gerador aleatório.
- **Máquinas de estados finitos.**
- ***Look-up tables - LUTs*, slices, blocos lógicos programáveis.**
- **Utilização de blocos de memória embutidos.**
- **Vários projetos.**


Bibliografia: V.Sklyarov,
I.Skliarova, A.Barkalov,
L.Titarenko. Synthesis and
Optimization of FPGA-Based
Systems. Springer, 2014.

Aula 6


- Paralelismo e concorrência.
- Implementação de redes de procura.
- Implementação de redes de ordenação.
- Computações *popcount* (peso e distância de *Hamming*).

Bibliografia: V.Sklyarov,
I.Skliarova, A.Barkalov,
L.Titarenko. Synthesis and
Optimization of FPGA-Based
Systems. Springer, 2014.

Projetos práticos para Nexys-4: controle de displays de segmentos




Projetos práticos para Nexys-4: controle de displays de segmentos



Projetos práticos para Nexys-4: controle de displays de segmentos

Estrutura do projeto



Descodificador de segmentos

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity segment_decoder is
port ( BCD                : in  std_logic_vector (3 downto 0);    -- entrada
      segments           : out std_logic_vector (7 downto 1));    -- saída
end segment_decoder;
```

```
architecture Behavioral of segment_decoder is
begin
```

```
    segments <=
        "1000000" when BCD = "0000" else -- 0
        "1111001" when BCD = "0001" else -- 1
        "0100100" when BCD = "0010" else -- 2
        "0110000" when BCD = "0011" else -- 3
        "0011001" when BCD = "0100" else -- 4
        "0010010" when BCD = "0101" else -- 5
        "0000010" when BCD = "0110" else -- 6
        "1111000" when BCD = "0111" else -- 7
        "0000000" when BCD = "1000" else -- 8
        "0010000" when BCD = "1001" else -- 9
        "0001000" when BCD = "1010" else -- a
        "0000011" when BCD = "1011" else -- b
        "1000110" when BCD = "1100" else -- c
        "0100001" when BCD = "1101" else -- d
        "0000110" when BCD = "1110" else -- e
        "0001110" when BCD = "1111" else -- f
        "1111111"; -- todos os segmentos são passivos
```

```
end Behavioral;
```



```
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_UNSIGNED.all;
```

```
entity EightDisplayControl is
```

```
    port (
        clk                : in std_logic;
        leftL, near_leftL   : in std_logic_vector (3 downto 0);
        near_rightL, rightL : in std_logic_vector (3 downto 0);
        leftR, near_leftR   : in std_logic_vector (3 downto 0);
        near_rightR, rightR : in std_logic_vector (3 downto 0);
        select_display      : out std_logic_vector (7 downto 0);
        segments            : out std_logic_vector (6 downto 0));
```

```
end EightDisplayControl;
```

```
architecture Behavioral of EightDisplayControl is
```

```
    signal Display      : std_logic_vector(2 downto 0);
    signal div          : std_logic_vector(16 downto 0);
    signal convert_me    : std_logic_vector(3 downto 0);
```

```
begin
```

```
    div <= div + 1 when rising_edge(clk);
```

```
    Display <= div(16 downto 14);
```

```
process(Display, leftL, near_leftL, near_rightL, rightL, leftR, near_leftR, near_rightR, rightR)
```

```
begin    -- ativação sequencial dos displays
```

```
    if      Display = "111" then      select_display <= "01111111"; convert_me <= leftL;
    elsif   Display = "110" then      select_display <= "10111111"; convert_me <= near_leftL;
    elsif   Display = "101" then      select_display <= "11011111"; convert_me <= near_rightL;
    elsif   Display = "100" then      select_display <= "11101111"; convert_me <= rightL;
    elsif   Display = "011" then      select_display <= "11110111"; convert_me <= leftR;
    elsif   Display = "010" then      select_display <= "11111011"; convert_me <= near_leftR;
    elsif   Display = "001" then      select_display <= "11111101"; convert_me <= near_rightR;
    else                                     select_display <= "11111110"; convert_me <= rightR;
```


```
    end if;
```

```
end process;
```

```
decoder :      entity work.segment_decoder
               port map (convert_me, segments);
```

```
end Behavioral;
```

Controlador de displays




```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

```

Utilização do controlador

```

entity use_display_control is
    Port ( clk
          : in std_logic;
          sw
          : in STD_LOGIC_VECTOR (15 downto 0);
          seg
          : out STD_LOGIC_VECTOR (6 downto 0);
          sel_disp
          : out STD_LOGIC_VECTOR (7 downto 0));
end use_display_control;

```

```

architecture Behavioral of use_display_control is
    signal count : std_logic_vector(15 downto 0) := (others => '0');
    signal divided_clk : std_logic;

begin

```

```

count <= count+1 when divided_clk'event and divided_clk='1'; -- rising_edge(divided_clk);

```

```

disp_cont: entity work.EightDisplayControl
    port map ( clk=>clk, leftL=>sw(15 downto 12), near_leftL=>sw(11 downto 8), near_rightL=>sw(7 downto 4), rightL=>sw(3 downto 0),
              leftR=>count(15 downto 12), near_leftR=>count(11 downto 8), near_rightR=>count(7 downto 4), rightR=>count(3 downto 0),
              select_display=>sel_disp, segments=>seg);

```

```



clk_div: entity work.clock_divider
    generic map (how_fast => 26 )
    port map ( clk, divided_clk);

```

```

end Behavioral;

```



Projetos práticos para Nexys-4: gerador aleatório

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity RanGen is
  generic ( width          : integer := 32 );    -- tamanho de números aleatórios
  port (   clk             : in std_logic;      -- relógio
          random_num       : out std_logic_vector (width-1 downto 0) ); -- número gerado
end RanGen;

architecture Behavioral of RanGen is
begin
  process(clk)
    variable rand_temp : std_logic_vector(width-1 downto 0):=(width-1 => '1', others => '0');
    variable temp       : std_logic := '0';
  begin
    if(rising_edge(clk)) then
      temp := rand_temp(width-1) xor rand_temp(width-2);
      rand_temp(width-1 downto 1) := rand_temp(width-2 downto 0);
      rand_temp(0) := temp;
    end if;
    random_num <= rand_temp;
  end process;
end Behavioral;
```

Projetos práticos para Nexys-4: utilização do gerador aleatório

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
entity use_random1 is
    port (
        clk      : in std_logic;
        sw       : in std_logic_vector (15 downto 0);
        seg      : out std_logic_vector (6 downto 0);
        sel_disp  : out std_logic_vector (7 downto 0));
end use_random1;
```

```
architecture Behavioral of use_random1 is
    signal count      : std_logic_vector(31 downto 0) := (others => '0');
    signal divided_clk : std_logic;
```


begin

```
disp_cont: entity work.EightDisplayControl
    port map ( clk=>clk, leftL=>count(31 downto 28), near_leftL=>count(27 downto 24),
        near_rightL=>count(23 downto 20), rightL=>count(19 downto 16),
        leftR=>count(15 downto 12), near_leftR=>count(11 downto 8),
        near_rightR=>count(7 downto 4), rightR=>count(3 downto 0),
        select_display=>sel_disp,segments=>seg);
```

```
clk_div: entity work.clock_divider
    generic map      (how_fast => 26 )
    port map         ( clk, divided_clk);
```

```
RNG :  entity work.RanGen
    generic map (32)
    port map   (clk=>divided_clk,random_num=>count);
```

```
end Behavioral;
```



-- tamanho de números aleatórios
-- número gerado

Projetos práticos para Nexys-4: utilização do gerador aleatório

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

entity use_random2 is
  port (
    clk      : in std_logic;
    sw       : in std_logic_vector (15 downto 0);
    seg      : out std_logic_vector (6 downto 0);
    sel_disp : out std_logic_vector (7 downto 0));
end use_random2;
```

```
architecture Behavioral of use_random2 is
  signal count      : std_logic_vector(31 downto 0) := (others => '0');
  signal random_num : std_logic_vector(31 downto 0) := (others => '0');
  signal divided_clk : std_logic;


begin
```

```
    count <= random_num when rising_edge(divided_clk);
```

```
disp_cont: entity work.EightDisplayControl
  -- ver slide anterior
clk_div: entity work.clock_divider
  -- ver slide anterior
```

```
RNG : entity work.RanGen
  generic map (32)
  port map (clk=>clk, random_num=>random_num);
```

```
end Behavioral;
```



Projetos práticos para Nexys-4: utilização do gerador aleatório

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
```

```
entity use_random2 is
  generic (N          : integer := 32);
  port (   clk         : in std_logic;
         btnC         : in std_logic;
         sw            : in std_logic_vector (15 downto 0);
         seg           : out std_logic_vector (6 downto 0);
         sel_disp      : out std_logic_vector (7 downto 0));
end use_random2;
```

```
architecture Behavioral of use_random2 is
```

```
    signal count          : std_logic_vector(N-1 downto 0) := (others => '0');
    signal random_num      : std_logic_vector(N-1 downto 0) := (others => '0');
```


```
begin
```

```
count <= random_num when rising_edge(clk) and (btnC='1');
random_num <= random_num+1 when rising_edge(clk);
```



```
disp_cont: entity work.EightDisplayControl
```

```
  port map ( clk=>clk, leftL=>count(31 downto 28), near_leftL=>count(27 downto 24),
            near_rightL=>count(23 downto 20), rightL=>count(19 downto 16),
            leftR=>count(15 downto 12), near_leftR=>count(11 downto 8),
            near_rightR=>count(7 downto 4), rightR=>count(3 downto 0),
            select_display=>sel_disp, segments=>seg);
```


```
end Behavioral;
```




Máquinas de estados finitos com unidade de execução



Máquinas de estados finitos. Sincronização




Processo sequencial



Processo sequencial

Mais simples




Processo combinatório

Processo sequencial

Mais rápido


Sincronização só para $0 \rightarrow 1$ ou $1 \rightarrow 0$



Máquinas de Estados Finitos

①


```
next_n_o_ones <= n_o_ones +  
conv_integer(A(index));  
next_index <= index + 1;
```



Exemplo

Contar o número
de uns num vetor
binário

Máquinas de Estados Finitos



```

process (clk)                                     -- processo sequencial
begin
    if rising_edge(clk) then
        if (rst = '1') then C_S <= count; index <= 0; n_o_ones <= 0; Res <= 0;
        else
            C_S <= N_S;
            index      <= next_index;      -- índice do vetor
            n_o_ones   <= next_n_o_ones;    -- número de uns
            Res        <= next_Res;        -- resultado
        end if;
    end if;
end process;

process (C_S, A, index, n_o_ones, Res) -- processo combinatório
begin
    N_S      <= C_S;
    next_index <= index;
    next_n_o_ones <= n_o_ones;
    next_Res  <= Res;

    case C_S is
        when count => next_index <= index + 1; N_S <= count;
            next_n_o_ones <= n_o_ones + conv_integer(A(index));
            if(index = number_of_bits-1) then N_S <= final_state;
            end if;
        when final_state => N_S <= count;
            next_Res <= n_o_ones; next_n_o_ones <= 0; next_index <= 0;
        when others => N_S <= count;
    end case;
end process;

Result <= conv_std_logic_vector(Res, 8); -- resultado
    
```

Projeto completo

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

entity FSM_count_ones **is**

```
    generic( number_of_bits : integer := 16);
    port (
        clk           : in std_logic;
        btnC          : in std_logic;
        sw            : in STD_LOGIC_VECTOR (15 downto 0);
        led           : out STD_LOGIC_VECTOR (4 downto 0));
```

end FSM_count_ones;

architecture Behavioral **of** FSM_count_ones **is**

type state_type **is** (initial_state, final_state); *-- enumeração de estados*

```
signal C_S, N_S           : state_type;
signal index, next_index  : integer range 0 to number_of_bits-1;
signal Res, next_Res      : integer range 0 to number_of_bits;
signal n_o_ones, next_n_o_ones : integer range 0 to number_of_bits;
```

begin

process (clk)

-- processo sequencial

begin

if rising_edge(clk) **then**

if (btnC = '1') **then** C_S <= initial_state; index <= 0; n_o_ones <= 0; Res <= 0;

else C_S <= N_S;

index <= next_index; *-- índice do vetor*

n_o_ones <= next_n_o_ones; *-- número de uns*

Res <= next_Res; *-- resultado*


end if;

end if;

end process;

①

```
next_n_o_ones <= n_o_ones +
conv_integer(A(index));
next_index <= index + 1;
```




Projeto completo

```
process (C_S, Sw, index, n_o_ones, Res) -- processo combinatório
begin
  N_S          <= C_S;
  next_index   <= index;
  next_n_o_ones <= n_o_ones;
  next_Res     <= Res;
case C_S is
  when initial_state => next_index <= index + 1; N_S <= initial_state;
                        next_n_o_ones <= n_o_ones + conv_integer(sw(index));
                        if(index = number_of_bits-1) then N_S <= final_state;
                        end if;
  when final_state => N_S <= initial_state;
                        next_Res <= n_o_ones; next_n_o_ones <= 0; next_index <= 0;
  when others => N_S <= initial_state;
end case;
end process;

led <= conv_std_logic_vector(Res, 5); -- resultado

end Behavioral;
```

importante




```
library IEEE;
use IEEE.std_logic_1164.all;
```


```
entity for_example is
end for_example;
architecture behavior of for_example is
    signal rst , clk      : std_logic := '0';
    signal sw             : std_logic_vector(15 downto 0);
    signal led            : std_logic_vector(4 downto 0);
    constant clk_period   : time := 50 ns;
begin
    uut: entity work.FSM_count_ones
        port map (clk, rst, sw, led);
```

```
clk_generator: process
begin
    clk <= '0';      wait for clk_period/2;
    clk <= '1';      wait for clk_period/2;
```



```
end process clk_generator;
stim_proc: process
begin
    rst <= '1';
    rst <= '0'; sw <= (15 downto 10 => '1', others => '0');
    rst <= '1';
    rst <= '0'; sw <= "1010101000101101";
    rst <= '1';
    rst <= '0'; sw <= "0000000000000000";
    rst <= '1';
    rst <= '0'; sw <= "1010100000000000";
end process;
end behavior;
```



Simulação




```
wait for 130 ns;
wait for 2000 ns;
wait for 130 ns;
wait for 2000 ns;
wait for 130 ns;
wait for 2000 ns;
wait for 130 ns;
wait for 2000 ns;
```



Exemplo

```
int IGCD(int A, int B)
{
    int tmp;
    while (B > 0)
    {
        if (B > A)
        {
            tmp = A;
            A = B;
            B = tmp;
        }
        else
        {
            tmp = B;
            B = A%B;
            A = tmp;
        }
    }
    return A;
}
```

Encontrar o divisor máximo comum de dois inteiros positivos



```
int IGCD(int A, int B)
{
    int tmp;
    while (B > 0)
    {
        if (B > A) { tmp=A; A=B; B=tmp; }
        else { tmp=B; B= A%B; A=tmp; }
    }
    return A;
}
```

Código em C/Java

Projeto completo

```
library IEEE;          -- divisor máximo comum de dois inteiros positivos
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity FSM_new is
generic(number_of_bits      : integer := 16);
port (      clk              : in std_logic;
        btnC                 : in std_logic;
        sw                   : in std_logic_vector(number_of_bits-1 downto 0);
        led                  : out std_logic_vector(7 downto 0)      );
end FSM_new;
architecture Behavioral of FSM_new is
signal A,B,FSM_A, FSM_B, FSM_A_next, FSM_B_next : integer range 0 to 255;
type state_type is (init, run_state);
signal C_S, N_S                                : state_type;
signal Res, Res_next                           : integer range 0 to 255;
begin
A <= conv_integer(sw(15 downto 8)); B <= conv_integer(sw(7 downto 0));
process (clk)                                -- processo sequencial
begin
if rising_edge(clk) then
    if (btnC = '1') then C_S <= init;
    else C_S <= N_S;
        FSM_A <= FSM_A_next;
        FSM_B <= FSM_B_next;
        Res <= Res_next;
    end if;
end if;
end process;
```

```
process (C_S, A, B, FSM_A, FSM_B, Res) -- processo combinatório
```

```
begin
```

```
    N_S <= C_S;
```

```
    FSM_A_next <= FSM_A;
```

```
    FSM_B_next <= FSM_B;
```

```
    Res_next <= Res;
```

```
case C_S is
```

```
    when init =>
```

```
        if ((A = 0) or (B = 0)) then
```

```
            Res_next <= 0;
```

```
            N_S <= init;
```

```
        else
```

```
            FSM_A_next <= A;
```

```
            FSM_B_next <= B;
```

```
            N_S <= run_state;
```

```
        end if;
```

```
    when run_state =>
```

```
        if (FSM_B > 0) then
```

```
            N_S <= run_state;
```

```
            if (FSM_B > FSM_A) then
```

```
                FSM_A_next <= FSM_B;
```

```
                FSM_B_next <= FSM_A;
```

```
            else
```

```
                FSM_A_next <= FSM_B;
```

```
                FSM_B_next <= FSM_A rem FSM_B;
```

```
            end if;
```

```
        else
```

```
            Res_next <= FSM_A;
```

```
            N_S <= init;
```

```
        end if;
```

```
    when others => N_S <= init;
```




```
end case;
```

```
end process;
```

```
led <= conv_std_logic_vector(Res,8);
```

```
end Behavioral;
```


Simulação




Simulação

```


library IEEE;
use IEEE.std_logic_1164.all;
entity IGCD_sim is
end IGCD_sim;
architecture behavior of IGCD_sim is
    signal rst , clk          : std_logic := '0';
    signal sw                 : std_logic_vector(15 downto 0);
    signal led                : std_logic_vector(7 downto 0);
    constant clk_period       : time := 50 ns;
begin
    unit_to_test: entity work.FSM_new
        port map (clk, rst, sw, led);
    clk_generator: process
    begin
        clk <= '0';          wait for clk_period/2;
        clk <= '1';          wait for clk_period/2;
    end process clk_generator;
    stim_proc: process
    begin
        rst <= '1';          wait for 130 ns;
        rst <= '0'; sw <= (15 downto 10 => '1', others => '0'); wait for 1000 ns;
        rst <= '1';          wait for 130 ns;
        rst <= '0'; sw <= "0001101100111111"; wait for 1000 ns;
        rst <= '1';          wait for 130 ns;
        rst <= '0'; sw <= "0000111100001010"; wait for 1000 ns;
        rst <= '1';          wait for 130 ns;
        rst <= '0'; sw <= "1111111111111111"; wait for 1000 ns;
    end process;
end behavior;

```

titled 11




FPGA Artix-7 (família 7 de FPGAs de Xilinx)




Look-up tables - LUTs, slices, blocos lógicos programáveis

INIT=9669699669969669

LUT6



Look-up tables - LUTs, slices, blocos lógicos programáveis



Podemos utilizar constantes para configurar (preencher) as LUTs

Look-up tables - LUTs, slices, blocos lógicos programáveis

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;  
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
entity LUT_memory is  
port (      clk                : in  std_logic;  
        led                  : out std_logic_vector(7 downto 0) );  
end LUT_memory;
```

```
architecture Behavioral of LUT_memory is
```

```
    type for_LUT is array (0 to 8) of std_logic_vector(7 downto 0);
```

```
    constant write_LUT : for_LUT := (x"00", x"18", x"3c", x"7e", x"ff", x"7e", x"3c", x"18", x"00");
```

```
    signal divided_clk : std_logic; └ valores hexadecimais
```

```
    signal addr        : integer range 0 to 8;
```


```
begin
```

```
    addr <= addr+1 when rising_edge(divided_clk);
```



```
    led <= write_LUT(addr);
```

```
div:    entity work.clock_divider  
        port map ( clk, '0', divided_clk);
```

```
end Behavioral;
```




Name	AXI4	Status	License	VLNV
Bitmap 2.5D Graphics Accelerator	AXI4	Production	Included	logicbricks.c...
Block Memory Generator	AXI4	Production	Included	xilinx.com:ip...
Chroma Resampler	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip...
CIC Compiler	AXI4-Stream	Production	Included	xilinx.com:ip...
Clocking Wizard	AXI4	Production	Included	xilinx.com:ip...
Color Correction Matrix	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip...
Color Filter Array Interpolation	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip...
Complex Multiplier	AXI4-Stream	Production	Included	xilinx.com:ip...
Convolution Encoder	AXI4-Stream	Production	Included	xilinx.com:ip...
CORDIC	AXI4-Stream	Production	Included	xilinx.com:ip...
DDS Compiler	AXI4-Stream	Production	Included	xilinx.com:ip...
Discrete Fourier Transform		Production	Included	xilinx.com:ip...
Distributed Memory Generator		Production	Included	xilinx.com:ip...
Divider Generator	AXI4-Stream	Production	Included	xilinx.com:ip...
DSP48 Macro		Production	Included	xilinx.com:ip...
DUC/DDC Compiler	AXI4-Stream	Production	Included	xilinx.com:ip...
ECC		Production	Included	xilinx.com:ip...
Ethernet 1000BASE-X PCS/PMA or SGMII		Production	Included	xilinx.com:ip...
Ethernet PHY MII to Reduced MII		Production	Included	xilinx.com:ip...
Fast Fourier Transform	AXI4-Stream	Production	Included	xilinx.com:ip...
FIFO Generator	AXI4-Stream, AXI4	Production	Included	xilinx.com:ip...
FIR Compiler	AXI4-Stream	Production	Included	xilinx.com:ip...
Fixed Interval Timer		Production	Included	xilinx.com:ip...
Floating-point	AXI4-Stream	Production	Included	xilinx.com:ip...
Gamma Correction	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip...
I2C Bus Master Controller	AXI4	Production	Included	logicbricks.c...
ILA (Integrated Logic Analyzer)	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
Image Enhancement	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip...
Interleaver/Deinterleaver	AXI4-Stream	Production	Purchase	xilinx.com:ip...



```
memory_initialization_radix = 16;
memory_initialization_vector =
00, 18, 3c, 7e, ff, 7e, 3c, 18, 00,
80, 40, 20, 10, 08, 04, 02, 01, 00,
01, 02, 04, 08, 10, 20, 40, 80, 00,
80, c0, 60, 30, 18, 0c, 06, 03, 01, 00,
80, c0, e0, 70, 38, 1c, 0e, 07, 03, 01, 00;
```



```
memory_initialization_radix = 16;
memory_initialization_vector =
00, 18, 3c, 7e, ff, 7e, 3c, 18, 00,
80, 40, 20, 10, 08, 04, 02, 01, 00,
01, 02, 04, 08, 10, 20, 40, 80, 00,
80, c0, 60, 30, 18, 0c, 06, 03, 01, 00,
80, c0, e0, 70, 38, 1c, 0e, 07, 03, 01, 00;
```



Look-up tables - LUTs, slices, blocos lógicos programáveis

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity LUT_memory is
port (    clk                : in std_logic;
        led                 : out std_logic_vector(7 downto 0)    );
end LUT_memory;
architecture Behavioral of LUT_memory is
    signal divided_clk : std_logic;
    signal address      : std_logic_vector(5 downto 0) := (others=>'0');
component dist_mem_gen_0
port (
    a      : in std_logic_vector(5 downto 0);
    spo     : out std_logic_vector(7 downto 0)    );
end component;
begin



address <= address+1 when rising_edge(divided_clk);

dist_ROM : dist_mem_gen_0
    port map (address, led );



div: entity work.clock_divider
    port map ( clk, '0',divided_clk);

end Behavioral;
```


Como encontrar recursos da FPGA utilizados no seu projeto



1 CLB = 2 slices.
1 slice = 4 LUTs e 8 flip-flops




Utilização de blocos de memória embutidos




The screenshot shows the Vivado IP catalog search results for the keyword 'memory'. A search bar at the top shows 'memory' with 8 matches. A list of IP blocks is displayed, including 'AXI Central Direct Memory Access', 'AXI Direct Memory Access', 'AXI Memory Mapped to Stream Mapper', 'AXI Video Direct Memory Access', 'Block Memory Generator', 'Distributed Memory Generator', 'Local Memory Bus (LMB) 1.0', and 'Memory Interface Generator (MIG 7 Series)'. A red arrow points to the 'Block Memory Generator' entry.

Name	AXI4	Status	License	VLNV
Wivado Repository				
AXI Central Direct Memory Access	AXI4	Production	Included	xilinx.com:ip...
AXI Direct Memory Access	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
AXI Memory Mapped to Stream Mapper	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
AXI Video Direct Memory Access	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip...
Block Memory Generator	AXI4	Production	Included	xilinx.com:ip...
Distributed Memory Generator		Production	Included	xilinx.com:ip...
Local Memory Bus (LMB) 1.0		Production	Included	xilinx.com:ip...
Memory Interface Generator (MIG 7 Series)	AXI4	Production	Included	xilinx.com:ip...



Utilização de blocos de memória embutidos



Utilização de blocos de memória embutidos

Re-customize IP

Block Memory Generator (8.2)

Documentation IP Location Switch to Defaults

IP Symbol Power Estimation

☐ Show disabled ports

Component Name: blk_mem_gen_0

Basic **Port A Options** Other Options Summary

Memory Size

Port A Width: 32 Range: 1 to 4608 (bits)

Port A Depth: 256 Range: 2 to 262144

The Width and Depth values are used for Read Operation in Port A

Operating Mode: Write First Enable Port Type: Always Enabled

Port A Optional Output Registers

☐ Primitives Output Register ☐ Core Output Register

☐ SoftECC Input Register ☐ REGCEA Pin

Port A Output Reset Options


☐ RSTA Pin (set/reset pin) Output Reset Value (Hex): 0

☐ Reset Memory Latch Reset Priority: CE (Latch or Register Enable)


OK Cancel

BRAM_PORTA
BRAM_PORTB

Utilização de blocos de memória embutidos



Utilização de blocos de memória embutidos



Utilização de blocos de memória embutidos

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity embedded_ROM is
port (
    clk      : in std_logic;
    seg      : out STD_LOGIC_VECTOR (6 downto 0);
    sel_disp : out STD_LOGIC_VECTOR (7 downto 0) );
end embedded_ROM;
architecture Behavioral of embedded_ROM is
    signal divided_clk : std_logic;
    signal address     : std_logic_vector(7 downto 0) := (others=>'0');
    signal data32bit   : std_logic_vector(31 downto 0);
```

component blk_mem_gen_0 is

```
port (
    clka      : in std_logic;
    addra     : in std_logic_vector(7 downto 0);
    douta     : out std_logic_vector(31 downto 0) );
```

end component;

begin

```
    address <= address+1 when rising_edge(divided_clk);
```

block_ROM : blk_mem_gen_0

```
    port map (divided_clk, address, data32bit );
```

div: **entity** work.clock_divider

```
    port map ( clk, '0',divided_clk);
```

disp_cont: **entity** work.EightDisplayControl

```
    port map ( clk=>clk, leftL=>data32bit(31 downto 28), near_leftL=>data32bit(27 downto 24),
              near_rightL=>data32bit(23 downto 20), rightL=>data32bit(19 downto 16),
              leftR=>data32bit(15 downto 12), near_leftR=>data32bit(11 downto 8),
              near_rightR=>data32bit(7 downto 4), rightR=>data32bit(3 downto 0),
              select_display=>sel_disp,segments=>seg);
```

end Behavioral;

**Memória embutida
foi utilizada**

Utilization - Post-Implementation

Resource	Utilization	Available	Utilization %
FF	53	126800	0.04
LUT	24	63400	0.04
I/O	16	210	7.62
BRAM	0.5	135	0.37
BUFG	1	32	3.12

Graph Table

Post-Synthesis Post-Implementation

Utilização de blocos de memória embutidos

Geração de ficheiro coe a partir de JAVA

```
import java.util.*; import java.io.*;
public class Random_to_file {
    static Random rand = new Random();
    static final int nBlocks = 256;
    public static void main (String args[]) throws IOException    {
        int a[] = new int[nBlocks];
        for(int i = 0; i < a.length; i++)
            a[i] = rand.nextInt(0x7FFFFFFF);
        File fout = new File("coe_from_java1.coe");
        PrintWriter pw = new PrintWriter(fout);
        pw.println("memory_initialization_radix = 16;");
        pw.println("memory_initialization_vector = ");
        for(int k=0; k<nBlocks; k++)
            pw.printf("%08x, ",a[k]);
        pw.println(";");
        pw.close();
    }
}
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
entity embedded_ROM is
```

```
port (
    clk      : in std_logic;
    seg      : out STD_LOGIC_VECTOR (6 downto 0);
    sel_disp : out STD_LOGIC_VECTOR (7 downto 0) );
```

```
end embedded_ROM;
```

```
architecture Behavioral of embedded_ROM is
```

```
    signal divided_clk : std_logic;
```

```
    signal address      : std_logic_vector(14 downto 0) := (others=>'0');
```

```
    signal data32bit    : std_logic_vector(31 downto 0);
```

```
component blk_mem_gen_0 is
```

```
port (
    clka      : in std_logic;
    addra     : in std_logic_vector(14 downto 0);
    douta     : out std_logic_vector(31 downto 0) );
```

```
end component;
```

```
begin
```

```
    address <= address+1 when rising_edge(divided_clk);
```

```
block_ROM : blk_mem_gen_0
```

```
    port map (divided_clk, address, data32bit );
```

```
div: entity work.clock_divider
```

```
    port map ( clk, '0',divided_clk);
```

```
disp_cont: entity work.EightDisplayControl
```

```
    port map ( clk=>clk, leftL=>data32bit(31 downto 28), near_leftL=>data32bit(27 downto 24),
              near_rightL=>data32bit(23 downto 20), rightL=>data32bit(19 downto 16),
              leftR=>data32bit(15 downto 12), near_leftR=>data32bit(11 downto 8),
              near_rightR=>data32bit(7 downto 4), rightR=>data32bit(3 downto 0),
              select_display=>sel_disp,segments=>seg);
```

```
end Behavioral;
```

Utilização de blocos de memória embutidos

**Memória embutida
foi utilizada**

Utilization - Post-Implementation

Resource	Utilization	Available	Utilization %
FF	63	126800	0.05
LUT	81	63400	0.13
I/O	16	210	7.62
BRAM	29	135	21.48
BUFG	2	32	6.25

Basic **Port A Options** Other Options Summary

Memory Size

Port A Width 32 Range: 1 to 4608 (bits)

Port A Depth 32768 Range: 2 to 262144

The Write Depth A Meta are used for Read Operation in Port A

Operating Mode Write First Enable Port Type Always Enabled