# Computação Reconfigurável

Aula teórica 5

http://elearning.ua.pt/

Computação Reconfigurável

## Aula 5

- Projetos práticos para Nexys-4:
  - controlo de displays de segmentos;
  - gerador aleatório.
- Máquinas de estados finitos.
- Look-up tables LUTs, slices, blocos lógicos programáveis.
- Utilização de blocos de memória embutidos.
- Vários projetos.


Bibliografia: V.Sklyarov, I.Skliarova, A.Barkalov, L.Titarenko. Synthesis and Optimization of FPGA-Based Systems. Springer, 2014.

## Aula 6


- Paralelismo e concorrência.
- Implementação de redes de procura.
- Implementação de redes de ordenação.
- Computações popcount (peso e distância de Hamming).

Bibliografia: V.Sklyarov, I.Skliarova, A.Barkalov, L.Titarenko. Synthesis and Optimization of FPGA-Based Systems. Springer, 2014.

## Projetos práticos para Nexys-4: controlo de displays de segmentos




79120368



#### Projetos práticos para Nexys-4: controlo de displays de segmentos

#### Estrutura do projeto



```
library IEEE;
                                                                   Descodificador de segmentos
use IEEE.STD LOGIC 1164.all:
entity segment decoder is
port (BCD
                                  : in std logic vector (3 downto 0):
                                                                                -- entrada
                                                                                -- saída
       segments
                                  : out std logic vector (7 downto 1));
end segment decoder;
                                                                             Project Manager - display control
                                                                                                               Q Z 🖨 📄 🔠 🤋 🖪
architecture Behavioral of segment_decoder is
                                                                             □ lo Design Sources (1)
                                                                               ightharpoonup display control - Behavioral (use display control.vhd) (2)
                                                                                 ight DisplayControl - Behavioral (TopTrivial.vhd) (1)
begin
                                                                                  • decoder - segment_decoder - Behavioral (segment_decoder.vhd)
                                                                                 clk div - clock divider - Behavioral (Clock divider.vhd)
                       "10000000" when BCD = "00000" else
  segments <=
                                                                     -- ()
                                                                             Constraints (1)
                                                                               ⊕ - constrs_1 (1)
                       "1111001" when BCD = "0001" else
                                                                                 SDR_const.xdc (target)
                                                                              ⊕ Gimulation Sources (2)
                       "0100100" when BCD = "0010" else
                                                                     -- 2
                       "0110000" when BCD = "0011" else
                       "0011001" when BCD = "0100" else
                                                                     -- 4
                       "0010010" when BCD = "0101" else
                                                                     -- 5
                       "0000010" when BCD = "0110" else
                                                                     -- 6
                       "1111000" when BCD = "0111" else
                       "0000000" when BCD = "1000" else
                                                                     -- 8
                       "0010000" when BCD = "1001" else
                                                                     -- 9
                       "0001000" when BCD = "1010" else
                                                                     -- a
                       "0000011" when BCD = "1011" else
                                                                     -- h
                       "1000110" when BCD = "1100" else
                                                                     -- C
                       "0100001" when BCD = "1101" else
                                                                     -- d
                       "0000110" when BCD = "1110" else
                                                                     -- e
                       "0001110" when BCD = "1111" else
                                                                    -- f
                       "1111111":
                                              -- todos os segmentos são passivos
```

```
library IEEE: use IEEE.STD LOGIC 1164.all; use IEEE.STD LOGIC UNSIGNED.all;
entity EightDisplayControl is
                                                                                       Controlador de displays
  port (
                                        : in std logic:
                 clk
                 leftL, near leftL
                                        : in std logic vector (3 downto 0);
                                        : in std logic vector (3 downto 0):
                 near rightL, rightL
                 leftR, near leftR
                                        : in std logic vector (3 downto 0);
                                        : in std logic vector (3 downto 0);
                 near rightR, rightR
                                                                                 Project Manager - display_control
                 select display
                                        : out std logic vector (7 downto 0);
                                                                                 Sources
                                                                                                                                _ 0 0
                                        : out std logic vector (6 downto 0));
                 segments
end EightDisplayControl;
                                                                                  □ Design Sources (1)
                                                                                    architecture Behavioral of EightDisplayControl is
                                                                                      in which disp cont - EightDisplayControl - Behavioral (TopTrivial.vhd) (1)
                                                                                          • decoder - segment_decoder - Behavioral (segment_decoder.vhd)
 signal Display
                          : std logic vector(2 downto 0):
                                                                                        signal div
                          : std logic vector(16 downto 0);
                                                                                  ☐- Constraints (1)
                                                                                    signal convert me
                          : std logic vector(3 downto 0);
                                                                                       SDR_const.xdc (target)
                                                                                  begin
             div<= div + 1 when rising edge(clk):
             Display <= div(16 downto 14);
process(Display, leftL, near leftL, near rightL, rightL, leftR, near leftR, near rightR, rightR)
begin
             -- ativação seguencial dos displays
             Display ="111" then
                                        select display <= "01111111"; convert me <= leftL:
  if
 elsif
             Display ="110" then
                                        select display <= "10111111"; convert me <= near leftL;
             Display ="101" then
                                        select display <= "11011111": convert me <= near rightL:
 elsif
 elsif
             Display ="100" then
                                        select display <= "11101111"; convert me <= rightL;
 elsif
             Display ="011" then
                                        select display <= "11110111"; convert me <= leftR;
 elsif
             Display ="010" then
                                        select display <= "11111011"; convert me <= near leftR;
 elsif
             Display ="001" then
                                        select display <= "11111101"; convert me <= near rightR;
 else
                                        select display <= "11111110"; convert me <= rightR;
 end if:
end process;
decoder:
                 entity work.segment decoder
                                                                   -- descodificador de segmentos
                 port map (convert_me, segments);
                                                                                                                            8
end Behavioral:
```

```
library IEEE;
                                                                                           Utilização do controlador
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC unsigned.ALL;
entity use_display_control is
                                                                                     Project Manager - display_control
  Port (clk
                            : in std logic;
                                                                                                                                       : in STD LOGIC VECTOR (15 downto 0);
        SW
                            : out STD LOGIC VECTOR (6 downto 0);
        seq
                                                                                      □ Design Sources (1)
                            : out STD LOGIC VECTOR (7 downto 0));
        sel disp
                                                                                        🖮 🐠 🚜 use_display_control - Behavioral (use_display_control.vhd) (2)
                                                                                           in the continuous display Control - Behavioral (TopTrivial.vhd) (1)
end use display control;
                                                                                              decoder - segment decoder - Behavioral (segment decoder, vhd)
                                                                                            • olk_div - clock_divider - Behavioral (Clock_divider.vhd)

☐ · ☐ Constraints (1)

architecture Behavioral of use display control is
                                                                                        SDR_const.xdc (target)
                               : std logic vector(15 downto 0) := (others => '0');
              signal count
                                                                                      signal divided clk: std logic;
begin
count <= count+1 when divided clk'event and divided clk='1'; -- rising edge(divided clk);
disp cont: entity work. Eight Display Control
  port map (clk=>clk,leftL=>sw(15 downto 12),near leftL=>sw(11 downto 8),near rightL=>sw(7 downto 4),rightL=>sw(3 downto 0),
              leftR=>count(15 downto 12),near_leftR=>count(11 downto 8),near_rightR=>count(7 downto 4),rightR=>count(3 downto 0),
              select display=>sel disp. segments=>seg):
clk div: entity work.clock divider
        generic map
                            (how fast \Rightarrow 26)
                            (clk, divided clk);
        port map
                                                                                                                     count
                                                                             SW
end Behavioral:
```

## Projetos práticos para Nexys-4: gerador aleatório

```
library IEEE;
use IEEE.STD LOGIC 1164.all:
entity RanGen is
                               : integer := 32 ): -- tamanho de números aleatórios
 generic (width
 port (
          clk
                              : in std logic; -- relógio
                               : out std_logic_vector (width-1 downto 0) ); -- número gerado
          random num
end RanGen;
architecture Behavioral of RanGen is
begin
process(clk)
 variable rand_temp : std_logic_vector(width-1 downto 0):=(width-1 => '1', others => '0');
 variable temp
                    : std logic := '0':
begin
 if(rising_edge(clk)) then
                                := rand_temp(width-1) xor rand_temp(width-2);
   temp
   rand_temp(width-1 downto 1) := rand_temp(width-2 downto 0);
   rand_temp(0)
                               := temp;
 end if:
 random num <= rand temp;
end process;
end Behavioral;
```

## Projetos práticos para Nexys-4: utilização do gerador aleatório

```
library IEEE;
                                                                                                                                                                                                                        bits
use IEEE.STD LOGIC 1164.ALL:
use IEEE.STD LOGIC unsigned.ALL;
                                                                                                                                                                                                                                                 Oito
entity use random1 is
                                                                                                                                                                               Gerador
      port (
                            clk
                                                        : in std logic;
                                                                                                                                                                                                                                           displays
                                                                                                                                                                              aleatório
                                                        : in std logic vector (15 downto 0);
                            SW
                                                        : out std_logic_vector (6 downto 0);
                            seq
                                                        : out std logic vector (7 downto 0));
                            sel disp
end use random1;
architecture Behavioral of use random1 is
                            signal count
                                                                                    : std logic vector(31 downto 0) := (others => '0');
                            signal divided clk
                                                                                    : std logic:
beain
disp_cont: entity work.EightDisplayControl
      port map (clk=>clk, leftL=>count(31 downto 28), near leftL=>count(27 downto 24),
                                  near rightL=>count(23 downto 20), rightL=>count(19 downto 16),
                                 leftR=>count(15 downto 12), near leftR=>count(11 downto 8),
                                  near rightR=>count(7 downto 4), rightR=>count(3 downto 0),
                                  select display=>sel disp,segments=>seg):
                                                                                                                                                     ■ Design Sources (1)
                                                                                                                                                           in the image is a second in the second in the image is a second in the image is a second in the 
clk_div: entity work.clock_divider
                                                                                                                                                                 disp cont - EightDisplayControl - Behavioral (TopTrivial.vhd) (1)
                                                                                                                                                                        decoder - segment decoder - Behavioral (segment decoder, vhd)
             generic map
                                                         (how fast => 26)
                                                                                                                                                                      (clk, divided clk);
              port map
                                                                                                                                                                      MRNG - Rangen - Behavioral (Random number generator, vhd)

⊕ · · · · Constraints (1)

                                                                                                                                                     RNG: entity work.RanGen
                                                                                                                                                                          -- tamanho de números aleatórios
                  generic map (32)
                  port map (clk=>divided_clk,random_num=>count);
                                                                                                                                                                          -- número gerado
```


## Projetos práticos para Nexys-4: utilização do gerador aleatório

```
library IEEE;
                                                                                   bits
use IEEE.STD LOGIC 1164.ALL:
use IEEE.STD LOGIC unsigned.ALL;
                                                                   Gerador
                                                                                            Oito
entity use_random2 is
                                                                                          displays
                                                                   aleatório
  port (
          clk
                     : in std logic;
                     : in std_logic_vector (15 downto 0);
           SW
                     : out std logic vector (6 downto 0);
          sea
                     : out std logic vector (7 downto 0)):
          sel disp
end use random2;
architecture Behavioral of use random2 is
          signal count
                                : std logic vector(31 downto 0) := (others => '0');
          signal random num : std logic vector(31 downto 0) := (others => '0'):
          signal divided clk
                                : std logic:
begin
           count <= random num when rising edge(divided clk);
disp_cont: entity work.EightDisplayControl
          -- ver slide anterior
clk_div: entity work.clock_divider
          -- ver slide anterior
RNG: entity work.RanGen
       generic map (32)
       port map (clk=>clk,random_num=>random_num);
                                                                                                  12
end Behavioral:
```


## Projetos práticos para Nexys-4: utilização do gerador aleatório

```
library IEEE;
                                                                                   bits
use IEEE.STD LOGIC 1164.ALL:
use IEEE.STD LOGIC unsigned.ALL;
                                                                   Gerador
                                                                                            Oito
entity use_random2 is
                                                                                          displays
                                                                   aleatório
 generic (N
                     : integer := 32);
 port (
          clk
                     : in std logic;
           btnC
                     : in std logic;
                     : in std_logic_vector (15 downto 0);
          SW
                     : out std logic vector (6 downto 0):
          sea
                     : out std logic vector (7 downto 0));
          sel disp
end use random2;
architecture Behavioral of use random2 is
          signal count
                                : std_logic_vector(N-1 downto 0) := (others => '0');
          signal random num : std logic vector(N-1 downto 0) := (others => '0');
begin
count <= random_num when rising_edge(clk) and (btnC='1');
random_num <= random_num+1 when rising_edge(clk);
disp_cont: entity work.EightDisplayControl
  port map (clk=>clk, leftL=>count(31 downto 28), near leftL=>count(27 downto 24),
              near_rightL=>count(23 downto 20), rightL=>count(19 downto 16),
              leftR=>count(15 downto 12), near leftR=>count(11 downto 8),
              near_rightR=>count(7 downto 4), rightR=>count(3 downto 0),
              select_display=>sel_disp,segments=>seg);
```

## Máquinas de estados finitos com unidade de execução



## Máquinas de estados finitos. Sincronização




memória (registo)

Reset


Mais simples

Processo sequencial


Processo sequencial



## Sincronização só para 0→1 ou 1→0



## Máquinas de Estados Finitos



Exemplo

Contar o número de uns num vetor binário

## Máquinas de Estados Finitos

```
next n o ones <= n o ones +
conv integer(A(index));
next index <= index + 1;
        count
                     Index ≠
                 number of bits-1
            2
     next Res <= n o ones;
     next \ n \ o \ ones <= 0:
     next index <= 0:
    final_state
```

```
process (clk)
                                         -- processo sequencial
begin
 if rising_edge(clk) then
   if (rst = '1') then C S <= count; index <= 0; n o ones <= 0; Res <= 0;
   else
             C S <= N S:
             index
                          <= next index:
                                              -- índice do vetor
                          <= next n o ones: -- número de uns
             n o ones
             Res
                          <= next Res:
                                              -- resultado
   end if:
 end if:
end process;
process (C S, A, index, n o ones, Res) -- processo combinatório
begin
 NS
                          <= C S:
                          <= index:
 next index
 next n o ones
                          <= n o ones:
                          <= Res:
 next Res
case C S is
when count => next index <= index + 1; N S <= count;
   next n o ones <= n o ones + conv integer(A(index));</pre>
   if(index = number of bits-1) then N S <= final state:
   end if:
when final state => N S <= count;
   next Res <= n o ones; next n o ones <= 0; next index <= 0;
when others => N S <= count:
end case:
end process:
Result <= conv std logic vector(Res, 8); -- resultado
```


## Projeto completo


```
library IEEE:
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL:
entity FSM count ones is
            generic( number of bits : integer := 16);
 port (
                                      : in std logic;
            clk
            btnC
                                      : in std_logic;
                                      : in STD LOGIC VECTOR (15 downto 0):
            SW
                                      : out STD LOGIC VECTOR (4 downto 0));
            led
end FSM_count_ones;
architecture Behavioral of FSM count ones is
type state_type is (initial_state, final_state);
                                                  -- enumeração de estados
signal C S, N S
                                      : state type;
signal index, next index
                                     : integer range 0 to number of bits-1;
signal Res, next Res
                                     : integer range 0 to number of bits:
signal n_o_ones, next_n_o_ones
                                      : integer range 0 to number_of_bits;
begin
process (clk)
                                      -- processo sequencial
begin
 if rising edge(clk) then
   if (btnC = '1') then C S <= initial state; index <= 0; n o ones <= 0; Res <= 0;
            C S \leq N S:
   else
            index
                         <= next index;
                                                   -- índice do vetor
            n_o_ones <= next_n_o_ones;
                                                   -- número de uns
                         <= next Res:
             Res
                                                   -- resultado
   end if:
 end if:
end process;
```

```
(1)
  next \ n \ o \ ones <= n \ o \ ones +
  conv integer(A(index)):
  next index <= index + 1;
           count
Index ≠
                   number of bits-
              2
       next Res <= n o ones;
       next \ n \ o \ ones <= 0:
       next index <= 0:
      final_state
```


## Projeto completo

```
process (C_S, Sw, index, n_o_ones, Res) -- processo combinatório
begin
 N S
                        <= C S:
 next index
                        <= index;
                                             importante
 next n o ones
                        <= n_o_ones;
 next Res
                        <= Res:
case C S is
                                                                                      (1)
            when initial state => next index <= index + 1; N S <= initial state;
                                                                                     next n o ones <= n o ones +
                        next n o ones <= n o ones + conv integer(sw(index));</pre>
                                                                                     conv integer(A(index));
                        if(index = number of bits-1) then N S <= final state;
                                                                                     next index <= index + 1:
                        end if:
            when final state => N S <= initial state:
                        next Res <= n o ones; next n o ones <= 0; next index <= 0;</pre>
            when others => N S <= initial state:
end case;
                                                                                Tandand Sold Colins
                                                                                       C
                                                                                                            Index ≠
end process;
                                                                                                       number_of_bits-1/
led <= conv std logic vector(Res, 5);</pre>
                                     -- resultado
end Behavioral;
                                                                                         next Res <= n o ones;
                                                                                         next_noones <= 0;
                                                                                         next index <= 0;
                                                                                        final_state
```







## Simulação



wait for 130 ns; wait for 2000 ns; wait for 130 ns; wait for 2000 ns; wait for 2000 ns; wait for 130 ns; wait for 130 ns; wait for 2000 ns;





```
int IGCD(int A, int B)
 int tmp;
 while (B > 0)
         if (B > A) { tmp = A; A = B;
         else
  return A;
```

## Exemplo

```
B = tmp; 
\{ tmp = B; B = A\%B; 
                           A = tmp;
```

**Encontrar o divisor** máximo comum de dois inteiros positivos

```
Resultado = 0
           init
                     A = 0 ou B = 0
      A≠0, B≠0
       eB>A
               Receção de
               valorés A e B
      run_state
B>0
     TIO O
                 B=A%B; A=B.
                        e B≤A
e B>A
```


```
int IGCD(int A, int B)
 int tmp;
  while (B > 0)
  { if (B > A) { tmp=A; A=B; B=tmp; }
            { tmp=B; B= A%B; A=tmp; }
    else
  return A; (5)
                    Código em C/Java
```


```
library IEEE;
                     -- divisor máximo comum de dois inteiros positivos
use IEEE.STD LOGIC 1164.ALL:
use IEEE.STD LOGIC ARITH.ALL:
use IEEE.STD LOGIC UNSIGNED.ALL:
entity FSM new is
generic(number of bits
                                : integer := 16);
                                : in std logic;
port (
          clk
          btnC
                                : in std logic:
                                : in std_logic_vector(number_of_bits-1 downto 0);
          SW
                                : out std logic_vector(7 downto 0)
          led
end FSM new:
architecture Behavioral of FSM new is
signal A,B,FSM_A, FSM_B, FSM_A_next, FSM_B_next_: integer range 0 to 255;
type state_type is (init, run_state);
signal C S, N S
                                                      : state type;
signal Res, Res_next
                                                      : integer range 0 to 255;
begin
A <= conv_integer(sw(15 downto 8)); B <= conv_integer(sw(7 downto 0));
process (clk)
                                           -- processo sequencial
begin
if rising_edge(clk) then
          if (btnC = '1') then C S \le init;
          else
                                C S \leq N S:
                                FSM A <= FSM A next:
                                FSM B <= FSM B next;
                                Res <= Res next;
          end if:
end if:
end process;
```


## Projeto completo

```
process (C_S, A, B, FSM_A, FSM_B, Res) -- processo combinatório
begin
          N S \leq C S:
          FSM A next <= FSM A:
          FSM_B_next <= FSM_B;
          Res next <= Res:
case C_S is
          when init =>
                     if ((A = 0) \text{ or } (B = 0)) then
                                                      Res next \leq 0:
                                                      N S <= init;
                     else
                                                      FSM A next <= A;
                                                      FSM B next <= B:
                                                      N S <= run state;
                     end if:
          when run state =>
                                                      N S <= run state;
                     if (FSM B>0) then
                                if (FSM_B>FSM_A) then
                                                                 FSM_A_next <= FSM_B;
                                                                 FSM B next <= FSM A;
                                else
                                                                 FSM A next <= FSM B;
                                                                 FSM_B_next <= FSM_A rem FSM_B;
                                end if;
                                                      Res_next <= FSM_A;
                     else
                                                      N S <= init;
                     end if:
          when others => N_S <= init;
end case;
end process;
led <= conv_std_logic_vector(Res,8);</pre>
end Behavioral;
```


## Simulação









```
library IEEE;
use IEEE.std_logic_1164.all;
entity IGCD_sim is
end IGCD sim:
architecture behavior of IGCD sim is
                                     : std logic := '0';
 signal rst, clk
                                     : std logic vector(15 downto 0);
 signal sw
                                     : std logic vector(7 downto 0):
 signal led
 constant clk period
                                     : time := 50 ns;
begin
unit to test: entity work.FSM new
            port map (clk, rst, sw, led);
clk_generator: process
begin clk <= '0';
                                     wait for clk period/2;
 clk <= '1':
                                     wait for clk period/2:
end process clk generator;
stim proc: process
begin
 ršt <= '1':
                                                               wait for 130 ns:
                                                              wait for 1000 ns;
 rst <= '0'; sw <= (15 downto 10 => '1', others => '0');
 rst <= '1';
                                                               wait for 130 ns:
 rst <= '0'; sw <= "0001101100111111";
                                                               wait for 1000 ns;
 rst <= '1':
                                                               wait for 130 ns;
 rst <= '0': sw <= "0000111100001010";
                                                               wait for 1000 ns:
 rst <= '1':
                                                               wait for 130 ns:
 rst <= '0'; sw <= "11111111111111";
                                                               wait for 1000 ns:
end process;
end behavior:
```







## FPGA Artix-7 (família 7 de FPGAs de Xilinx)



## Look-up tables - LUTs, slices, blocos lógicos programáveis




## Look-up tables - LUTs, slices, blocos lógicos programáveis




## Look-up tables - LUTs, slices, blocos lógicos programáveis


```
library IEEE:
use IEEE.STD LOGIC 1164.ALL:
use IEEE.STD LOGIC UNSIGNED.ALL:
entity LUT memory is
         clk
                                : in std logic;
port (
         led
                                : out std logic vector(7 downto 0)
end LUT memory;
architecture Behavioral of LUT memory is
   type for LUT is array (0 to 8) of std logic vector(7 downto 0);
   constant write_LUT : for_LUT := (x"00", x"18", x"3c", x"7e", x"ff", x"7e", x"3c", x"18", x"00");
   signal divided clk : std logic:
                                                              valores hexadecimais
                   : integer range 0 to 8;
   signal addr
begin
         addr <= addr+1 when rising edge(divided clk);
         led <= write_LUT(addr);</pre>
div:
         entity work.clock divider
          port map ( clk, '0',divided_clk);
end Behavioral;
```



1000	lame ^ 1	AXI4	Status	License	VLNV
	Bitmap 2.5D Graphics Accelerator	AXI4	Production	Included	logicbricks.c
\J-	-   ☐ Block Memory Generator	AXI4	Production	Included	xilinx.com:ip
丞	- 👺 Chroma Resampler	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip
<b>-</b>	- F CIC Compiler	AXI4-Stream	Production	Included	xilinx.com:ip
1000	F Clocking Wizard	AXI4	Production	Included	xilinx.com:ip
隶	- JF Color Correction Matrix	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip
8	Color Filter Array Interpolation	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip
	- F Complex Multiplier	AXI4-Stream	Production	Included	xilinx.com:ip
-	Gonvolution Encoder	AXI4-Stream	Production	Included	xilinx.com:ip
OI,	-   ☐ CORDIC	AXI4-Stream	Production	Included	xilinx.com:ip
<b>6</b>	■ DDS Compiler	AXI4-Stream	Production	Included	xilinx.com:ip
N(9)	- F Discrete Fourier Transform		Production	Included	xilinx.com:ip
暑	📲 Distributed Memory Generator		Production	Included	xilinx.com:ip
	- ∲ Divider Generator	AXI4-Stream	Production	Included	xilinx.com:ip
			Production	Included	xilinx.com:ip
	■ DUC/DDC Compiler	AXI4-Stream	Production	Included	xilinx.com:ip
	<b>∮</b> ECC		Production	Included	xilinx.com:ip
	Ethernet 1000BASE-X PCS/PMA or SGMII		Production	Included	xilinx.com:ip
	Ethernet PHY MII to Reduced MII		Production	Included	xilinx.com:ip
	- Fast Fourier Transform	AXI4-Stream	Production	Included	xilinx.com:ip
	- FIFO Generator	AXI4-Stream, AXI4	Production	Included	xilinx.com:ip
	☐ FIR Compiler	AXI4-Stream	Production	Included	xilinx.com:ip
	- 👺 Fixed Interval Timer		Production	Included	xilinx.com:ip
	- Floating-point	AXI4-Stream	Production	Included	xilinx.com:ip
	- 👺 Gamma Correction	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip
	■ I2C Bus Master Controller	AXI4	Production	Included	logicbricks.c
	ILA (Integrated Logic Analyzer)	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip
	- 👺 Image Enhancement	AXI4, AXI4-Stream	Production	Purchase	xilinx.com:ip
		AYI4-Stream	Production	Durchace	viliny com/in





memory\_initialization\_radix = 16; memory\_initialization\_vector = 00, 18, 3c, 7e, ff, 7e, 3c, 18, 00, 80, 40, 20, 10, 08, 04, 02, 01, 00, 01, 02, 04, 08, 10, 20, 40, 80, 00, 80, c0, 60, 30, 18, 0c, 06, 03, 01, 00, 80, c0, e0, 70, 38, 1c, 0e, 07, 03, 01, 00;




```
library IEEE:
                                             Look-up tables - LUTs, slices,
use IEEE.STD LOGIC 1164.ALL:
                                              blocos lógicos programáveis
use IEEE.STD LOGIC UNSIGNED.ALL;
entity LUT memory is
port (
        clk
                             : in std logic;
         led
                             : out std logic vector(7 downto 0)
end LUT memory;
architecture Behavioral of LUT memory is
         signal divided clk: std logic;
         signal address : std_logic_vector(5 downto 0) := (others=>'0');
component dist mem gen 0
 port (
         a : in std logic vector(5 downto 0);
                 : out std logic vector(7 downto 0)
         spo
end component;
begin
address <= address+1 when rising_edge(divided_clk);</pre>
dist ROM: dist mem gen 0
                  port map (address, led );
div: entity work.clock divider
      port map ( clk, '0', divided clk);
end Behavioral;
```


#### Como encontrar recursos da FPGA utilizados no seu projeto








1 Cl B = 2 slices1 slice = 4 LUTs e 8 flip-flops

















```
Sources
🔍 🔀 🖨 | 📸 🐉 📳

□ · I Design Sources (2)

              ightharpoonup in the company of the 
                                                        Land blk mem gen 0 (blk mem gen 0.dcp)
                                   -- div - clock divider - Behavioral (Clock divider.vhd)
                           decoder - segment_decoder - Behavioral (segment_decoder.vhd)
              □ □ Coefficient Files (1)
                              ROM_coe.coe
 SDR_const.xdc (target)
```

```
library IEEE;
                                                                  Utilização de blocos de
use IEEE.STD_LOGIC_1164.ALL;
                                                                  memória embutidos
use IEEE.STD_LOGIC_UNSIGNED.ALL:
entity embedded ROM is
port (
           clk
                     : in std logic:
                     : out STD LOGIC VECTOR (6 downto 0);
           sea
                     : out STD LOGIC VECTOR (7 downto 0)
           sel disp
                                                                               Memória embutida
end embedded ROM:
                                                                                   foi utilizada
architecture Behavioral of embedded ROM is
           signal divided clk : std logic;
           signal address : std logic vector(7 downto 0) := (others=>'0');
           signal data32bit : std logic vector(31 downto 0):
component blk mem gen 0 is
                                                                      Utilization - Post-Implementation
 port (
  clka
          : in std logic;
                                                                        Resource
                                                                                Utilization
                                                                                         Available
                                                                                53
                                                                                         126800
          : in std logic vector(7 downto 0):
  addra
                                                                        LUT
                                                                                24
                                                                                         63400
  douta
          : out std logic vector(31 downto 0)
                                                                        I/O
                                                                                16
                                                                                         210
end component:
                                                                                0.5
                                                                        BRAM
                                                                                         135
                                                                        BUFG
                                                                                1
                                                                                         32
begin
           address <= address+1 when rising_edge(divided_clk);
block ROM: blk mem gen 0
             port map (divided_clk, address, data32bit );
div: entity work.clock divider
                                                                       Graph Table
       port map ( clk, '0', divided clk);
                                                                         Post-Synthesis
                                                                                   Post-Implementation
disp cont: entity work. Eight Display Control
  port map (clk=>clk, leftL=>data32bit(31 downto 28), near leftL=>data32bit(27 downto 24),
                     near_rightL=>data32bit(23 downto 20), rightL=>data32bit(19 downto 16),
                     leftR=>data32bit(15 downto 12), near leftR=>data32bit(11 downto 8),
                     near rightR=>data32bit(7 downto 4), rightR=>data32bit(3 downto 0),
             select display=>sel disp,segments=>seg);
```

٠

0.04

0.04

7.62

0.37

3.12

Utilization %

## Geração de ficheiro coe a partir de JAVA

```
import java.util.*; import java.io.*;
public class Random_to_file {
 static Random rand = new Random();
 static final int nBlocks = 256;
public static void main (String args[]) throws IOException
  int a[] = new int[nBlocks];
  for(int i = 0; i < a.length; i++)
     a[i] = rand.nextInt(0x7FFFFFFF);
  File fout = new File("coe_from_java1.coe");
  PrintWriter pw = new PrintWriter(fout);
  pw.println("memory initialization radix = 16;");
  pw.println("memory initialization vector = ");
  for(int k=0; k<nBlocks; k++)</pre>
     pw.printf("%08x, ",a[k]);
  pw.println(";");
  pw.close();
```

```
library IEEE;
                                                                                                                                                                Utilização de blocos de
use IEEE.STD LOGIC 1164.ALL:
                                                                                                                                                                memória embutidos
use IEEE.STD LOGIC UNSIGNED.ALL;
entity embedded ROM is
port (
                          clk
                                                    : in std logic:
                                       : out STD LOGIC VECTOR (6 downto 0);
                          sea
                                                  : out STD LOGIC VECTOR (7 downto 0)
                          sel disp
                                                                                                                                                                                                Memória embutida
end embedded ROM:
                                                                                                                                                                                                           foi utilizada
architecture Behavioral of embedded ROM is
                          signal divided clk : std logic;
                          signal address : std logic vector(14 downto 0) := (others=>'0');
                          signal data32bit : std_logic_vector(31 downto 0);
                                                                                                                                                                          Utilization - Post-Implementation
component blk mem gen 0 is
   port (
                                                                                                                                                                                                                        Available
                                                                                                                                                                                                   Utilization
                                                                                                                                                                                                                                             Utilization %
                                                                                                                                                                              Resource
                          : in std logic;
     clka
                                                                                                                                                                                                   63
                                                                                                                                                                                                                        126800
                                                                                                                                                                              LUT
                                                                                                                                                                                                   81
                                                                                                                                                                                                                        63400
                        : in std logic vector(14 downto 0);
     addra
                                                                                                                                                                              I/O
                                                                                                                                                                                                   16
                                                                                                                                                                                                                        210
     douta
                         : out std logic vector(31 downto 0)
                                                                                                                                                                              BRAM
                                                                                                                                                                                                   29
                                                                                                                                                                                                                        135
                                                                                                                                                                                                                                                         21.48
                                                                                                                                                                              BUFG
                                                                                                                                                                                                                        32
end component:
begin
                                                                                                                                                                                   Basic Port A Options Other Options Summary
                          address <= address+1 when rising_edge(divided_clk);
                                                                                                                                                                               Memory Size
block_ROM: blk_mem_gen_0
                                                                                                                                                                                      Port A Width 32
                                                                                                                                                                                                                                   Pange: 1 to 4608 (bits)
                                port map (divided clk, address, data32bit):
                                                                                                                                                                                      Port A Dept 32768
                                                                                                                                                                                                                                    ange: 2 to 262144
div: entity work.clock divider
                                                                                                                                                                                                                      re used for Read Operation in Port A
                                                                                                                                                                                           Write Depth A Meta
                 port map ( clk, '0', divided clk);
                                                                                                                                                                               Operating Mode | Write First | The Write First |
                                                                                                                                                                                                                       Enable Port Type Always Enabled
disp cont: entity work. Eight Display Control
      port map (clk=>clk, leftL=>data32bit(31 downto 28), near_leftL=>data32bit(27 downto 24),
                                                     near_rightL=>data32bit(23 downto 20), rightL=>data32bit(19 downto 16),
                                                    leftR=>data32bit(15 downto 12), near leftR=>data32bit(11 downto 8),
                                                    near_rightR=>data32bit(7 downto 4), rightR=>data32bit(3 downto 0),
                                select display=>sel disp,segments=>seg);
```

٠

0.05

0.13

7.62

6.25