RTL Code

Code For RegMux

```
module RegMux (clk, CE, rst, data, out);
         parameter \hat{N} = 18;
         parameter RSTTYPE = "SYNC";
 3.
 4.
         parameter DATAREG = 0;
 5.
 6.
         input clk, CE, rst;
         input [N - 1 : 0] data;
 8.
         output [N - 1 : 0] out;
 9.
10.
11.
         reg [N - 1 : 0] data_reg;
12.
13.
         generate
             if (DATAREG) begin
14.
                  if (RSTTYPE == "SYNC") begin
15.
16.
                      always @(posedge clk) begin
17.
                           if (rst) begin
                           data_reg <= 0;
end else if (CE) begin</pre>
18.
19.
                               data_reg <= data;</pre>
20.
21.
                           end
22.
                      end
23.
                  end else begin
24.
                      always @(posedge clk or posedge rst) begin
25.
                           if (rst) begin
                           data_reg <= 0;
end else if (CE) begin</pre>
26.
27.
                               data_reg <= data;</pre>
28.
29.
                           end
30.
                      end
31.
                 end
32.
             end
33.
         endgenerate
34.
35.
         generate
             if (DATAREG) begin
36.
                  assign out = data_reg;
37.
             end else begin
38.
39.
                  assign out = data;
40.
41.
         endgenerate
42. endmodule
43.
```

Code For Mul

```
1. module Mul (in0, in1, out);
2.    input [17:0] in0, in1;
3.
4.    output [35:0] out;
5.
6.    assign out = in0 * in1;
7. endmodule
8.
```

Code For PreAddSub

```
1. module PreAddSub (mode, in0, in1, out);
2.    input mode;
3.    input [17:0] in0, in1;
4.
5.    output [17:0] out;
6.
7.    assign out = (mode == 0)? in0 + in1 : in0 - in1;
8. endmodule
9.
```

Code For PostAddSub

```
1. module PostAddSub (mode, in0, in1, cin, out, carryOut);
2.    input mode, cin;
3.    input [47:0] in0, in1;
4.
5.    output [47:0] out;
6.    output carryOut;
7.
8.    assign {carryOut, out} = (mode == 0)? in0 + in1 + cin : in1 - in0 - cin;
9. endmodule
10.
```

Code For DSP

```
1. module DSP (clk, opMode, CEA, CEB, CEC, CECarryIn, CED, CEM, CEOpMode, CEP,
 2.
                   rstA, rstB, rstC, rstCarryIn, rstD, rstM, rstOpMode, rstP,
 3.
                   A, B, D, C, carryIn, BCIn, PCIn,
4.
                   BCOut, PCOut, P, M, carryOut, carryOutF);
 5.
       parameter A0REG = 0;
       parameter A1REG = 1;
 6.
       parameter BOREG = 0;
 7.
       parameter B1REG = 1;
8.
9.
10.
       parameter CREG = 1;
       parameter DREG = 1;
11.
12.
       parameter MREG = 1;
       parameter PREG = 1;
13.
14.
       parameter CARRYINREG = 1;
15.
       parameter CARRYOUTREG = 1;
       parameter OPMODEREG = 1;
16.
17.
       parameter CARRYINSEL = "OPMODE5";
18.
       parameter B_INPUT = "DIRECT";
19.
       parameter RSTTYPE = "SYNC";
20.
21.
       22.
23.
       input [17:0] A, B, D, BCIn;
input [47:0] C, PCIn;
24.
25.
       input [7:0] opMode;
26.
27.
28.
       output carryOut, carryOutF;
29.
       output [17:0] BCOut;
       output [47:0] PCOut, P;
30.
31.
       output [35:0] M;
32.
```

```
wire [7:0] opModeRegOut;
34.
        wire [17:0] dRegOut, bIn, b0RegOut, a0RegOut, PreASOut, b1RegIn,
35.
                    b1RegOut, a1RegOut;
36.
        wire [35:0] mulOut;
37.
        wire carryInRegIn, carryInRegOut, carryOutRegIn;
38.
        wire [47:0] cRegOut, Z, X, pRegIn;
39.
40.
        RegMux #(8, RSTTYPE, OPMODEREG) opReg (clk, CEOpMode, rstOpMode, opMode, opModeRegOut);
41.
        RegMux #(18, RSTTYPE, DREG) dReg (clk, CED, rstD, D, dRegOut);
        RegMux #(18, RSTTYPE, B0REG) b0Reg (clk, CEB, rstB, bIn, b0RegOut);
42.
43.
        RegMux #(18, RSTTYPE, AOREG) aOReg (clk, CEA, rstA, A, aORegOut);
44.
        RegMux #(48, RSTTYPE, CREG) cReg (clk, CEC, rstC, C, cRegOut);
45.
46.
        PreAddSub PreAS (opModeRegOut[6], dRegOut, b0RegOut, PreASOut);
47.
        RegMux #(18, RSTTYPE, B1REG) b1Reg (clk, CEB, rstB, b1RegIn, b1RegOut);
48.
49.
        RegMux #(18, RSTTYPE, A1REG) a1Reg (clk, CEA, rstA, a0RegOut, a1RegOut);
50.
        Mul mul (b1RegOut, a1RegOut, mulOut);
51.
52.
53.
        RegMux #(36, RSTTYPE, MREG) mulReg (clk, CEM, rstM, mulOut, M);
54.
        RegMux #(1, RSTTYPE, CARRYINREG) carryInReg (clk, CECarryIn, rstCarryIn, carryInRegIn,
carryInRegOut);
55.
        PostAddSub PostAS (opModeRegOut[7], X, Z, carryInRegOut, pRegIn, carryOutRegIn);
56.
57.
58.
        RegMux #(1, RSTTYPE, CARRYOUTREG) carryOutReg (clk, CECarryIn, rstCarryIn, carryOutRegIn,
carryOut);
59.
        RegMux #(48, RSTTYPE, PREG) pReg (clk, CEP, rstP, pRegIn, P);
60.
61.
        generate
            if (B_INPUT == "DIRECT") begin
62.
63.
                assign bIn = B;
            end else if (B_INPUT == "CASCADE") begin
64.
                assign bln = BCIn;
65.
66.
            end else begin
                assign bIn = 0;
67.
68.
            end
69.
        endgenerate
70.
71.
        assign b1RegIn = (opModeRegOut[4] == 0)? b0RegOut : PreASOut;
72.
73.
        generate
74.
            if (CARRYINSEL == "OPMODE5") begin
                assign carryInRegIn = opModeRegOut[5];
75.
            end else if (CARRYINSEL == "CARRYIN") begin
76.
77.
                assign carryInRegIn = carryIn;
            end else begin
78.
79.
                assign carryInRegIn = 0;
80.
            end
81.
        endgenerate
82.
83.
        assign Z = (opModeRegOut[3:2] == 0)? 0 : (opModeRegOut[3:2] == 1)? PCIn :
84.
                    (opModeRegOut[3:2] == 2)? P : cRegOut;
85.
86.
        assign X = (opModeRegOut[1:0] == 0)? 0 : (opModeRegOut[1:0] == 1)? M :
                    (opModeRegOut[1:0] == 2)? P : {dRegOut, a1RegOut, b1RegOut};
87.
88.
89.
        assign BCOut = b1RegOut;
        assign carryOutF = carryOut;
90.
91.
        assign PCOut = P;
92. endmodule
93.
```

Testbench Code

```
    module DSP_tb ();
    reg clk, carryIn_tb, rstA_tb, rstB_tb, rstC_tb, rstCarryIn_tb, rstD_tb, rstM_tb,

rstOpMode_tb, rstP_tb,
                  CEA_tb, CEB_tb, CEC_tb, CECarryIn_tb, CED_tb, CEM_tb, CEOpMode_tb, CEP_tb;
  3.
  4.
         reg [17:0] A_tb, B_tb, D_tb, BCIn_tb;
         reg [47:0] C_tb, PCIn_tb;
  5.
         reg [7:0] opMode_tb;
  6.
  7.
  8.
         wire carryOut_dut, carryOutF_dut;
         wire [17:0] BCOut_dut;
wire [47:0] PCOut_dut, P_dut;
  9.
 10.
         wire [35:0] M_dut;
 11.
 12.
 13.
         reg carryOut_exp, carryOutF_exp;
 14.
         reg [17:0] BCOut_exp;
         reg [47:0] PCOut_exp, P_exp;
 15.
 16.
         reg [35:0] M_exp;
 17.
18.
         DSP dut (clk, opMode_tb, CEA_tb, CEB_tb, CEC_tb, CECarryIn_tb, CED_tb, CEM_tb, CEOpMode_tb,
CEP tb,
19.
                       rstA_tb, rstB_tb, rstC_tb, rstCarryIn_tb, rstD_tb, rstM_tb, rstOpMode_tb,
rstP_tb,
20.
                       A_tb, B_tb, D_tb, C_tb, carryIn_tb, BCIn_tb, PCIn_tb,
 21.
                       BCOut_dut, PCOut_dut, P_dut, M_dut, carryOut_dut, carryOutF_dut);
 22.
 23.
         initial begin
 24.
              clk = 0;
 25.
              forever begin
 26.
                  #1 clk = ~clk;
              end
 27.
 28.
         end
 29.
 30.
         initial begin
 31.
              rstA_tb = 1;
              rstB_tb = 1;
rstC_tb = 1;
 32.
 33.
              rstCarryIn_tb = 1;
 34.
 35.
              rstD_tb = 1;
              rstM_tb = 1;
 36.
 37.
              rstOpMode_tb = 1;
 38.
              rstP_tb = 1;
 39.
             CEA_tb = $random;
CEB_tb = $random;
CEC_tb = $random;
 40.
 41.
 42.
43.
              CECarryIn_tb = $random;
              CED tb = $random;
44.
 45.
              CEM tb = $random;
 46.
              CEOpMode_tb = $random;
 47.
              CEP_tb = $random;
 48.
 49.
              carryIn_tb = $random;
 50.
              A_tb = $random;
              B_tb = $random;
 51.
52.
              D_tb = $random;
53.
              BCIn_tb = $random;
 54.
              C tb = $random;
 55.
              PCIn tb = $random;
 56.
              opMode_tb = $random;
 57.
 58.
             carryOut_exp = 0;
```

```
carryOutF_exp = 0;
 60.
             BCOut_exp = 0;
 61.
             PCOut_exp = 0;
 62.
             P_{exp} = 0;
 63.
             M_{exp} = 0;
 64.
 65.
             @(negedge clk);
 66.
             if (carryOut_dut != carryOut_exp || carryOutF_dut != carryOutF_exp
 67.
                  || BCOut_dut != BCOut_exp || PCOut_dut != PCOut_exp
|| P_dut != P_exp || M_dut != M_exp) begin
 68.
 69.
 70.
                  $display("Error in rst, carryIn: %d, A: %d, B: %d, D: %d, BCIn: %d, C: %d, PCIn:
%d, opMode: %d,∖n
 71.
                              carryOut dut: %d, carryOutF dut: %d, BCOut dut: %d, PCOut dut: %d,
P dut: %d, M dut: %d,\n
                              carryOut_exp: %d, carryOutF_exp: %d, BCOut_exp: %d, PCOut_exp: %d,
P_exp: %d, M_exp: %d\n",
 73.
                              carryIn_tb, A_tb, B_tb, D_tb, BCIn_tb, C_tb, PCIn_tb, opMode_tb,
 74.
                              carryOut_dut, carryOutF_dut, BCOut_dut, PCOut_dut, P_dut, M_dut,
 75.
                              carryOut_exp, carryOutF_exp, BCOut_exp, PCOut_exp, P_exp, M_exp);
 76.
                  $stop;
 77.
             end
 78.
 79.
             rstA_tb = 0;
             rstB_tb = 0;
rstC_tb = 0;
 80.
 81.
 82.
             rstCarryIn_tb = 0;
 83.
             rstD_tb = 0;
 84.
             rstM_tb = 0;
 85.
             rstOpMode_tb = 0;
             rstP_tb = 0;
 86.
 87.
 88.
             CEA_tb = 1;
             CEB_tb = 1;
CEC_tb = 1;
 89.
 90.
             CECarryIn tb = 1;
 91.
 92.
             CED tb = 1;
 93.
             CEM_tb = 1;
 94.
             CEOpMode_tb = 1;
             CEP_tb = 1;
 95.
 96.
 97.
             carryIn tb = $random;
             A_tb = 20;
B_tb = 10;
 98.
 99.
100.
             D_{tb} = 25;
101.
             BCIn_tb = $random;
102.
             C_{tb} = 350;
103.
             PCIn_tb = $random;
104.
             opMode tb = 8'b1101 1101;
105.
106.
             carryOut_exp = 0;
             carryOutF_exp = 0;
107.
108.
             BCOut_exp = 'hf;
             PCOut_exp = 'h32;
109.
110.
             P_{exp} = h32;
             M_{exp} = h12c;
111.
112.
113.
             repeat (4) begin
114.
                 @(negedge clk);
115.
             end
116.
             117.
118.
119.
                    P dut != P exp | M dut != M exp) begin
```


```
$display("Error in path 1, carryIn: %d, A: %d, B: %d, D: %d, BCIn: %d, C: %d, PCIn:
%d, opMode: %d,\n
121.
                                carryOut_dut: %d, carryOutF_dut: %d, BCOut_dut: %d, PCOut_dut: %d,
P dut: %d, M dut: %d,\n
122.
                                carryOut exp: %d, carryOutF exp: %d, BCOut exp: %d, PCOut exp: %d,
P_exp: %d, M_exp: %d\n",
123.
                                carryIn_tb, A_tb, B_tb, D_tb, BCIn_tb, C_tb, PCIn_tb, opMode_tb,
124.
                                carryOut dut, carryOutF dut, BCOut dut, PCOut dut, P dut, M dut,
125.
                                carryOut_exp, carryOutF_exp, BCOut_exp, PCOut_exp, P_exp, M_exp);
126.
                  $stop:
127.
128.
              carryIn_tb = $random;
129.
130.
              A_{tb} = 20;
              B tb = 10;
131.
              D_{tb} = 25;
132.
133.
              BCIn_tb = $random;
134.
              C tb = 350;
135.
              PCIn tb = $random;
              opMode tb = 8'b0001 0000;
136.
137.
138.
              carryOut_exp = 0;
139.
              carryOutF_exp = 0;
140.
              BCOut_exp = 'h23;
141.
              PCOut_exp = 0;
142.
              P_{exp} = 0;
              M_{exp} = h2bc;
143.
144.
145.
              repeat (3) begin
146.
                  @(negedge clk);
147.
148.
              if (carryOut_dut != carryOut_exp || carryOutF_dut != carryOutF_exp
149.
                  || BCOut_dut != BCOut_exp || PCOut_dut != PCOut_exp
|| P_dut != P_exp || M_dut != M_exp) begin
150.
151.
                  $display("Error in path 2, carryIn: %d, A: %d, B: %d, D: %d, BCIn: %d, C: %d, PCIn:
152.
%d, opMode: %d,\n
153.
                                carryOut_dut: %d, carryOutF_dut: %d, BCOut_dut: %d, PCOut_dut: %d,
P_dut: %d, M_dut: %d, \n
154.
                               carryOut_exp: %d, carryOutF_exp: %d, BCOut_exp: %d, PCOut_exp: %d,
P exp: %d, M exp: %d\n",
                               carryIn_tb, A_tb, B_tb, D_tb, BCIn_tb, C_tb, PCIn_tb, opMode_tb,
carryOut_dut, carryOutF_dut, BCOut_dut, PCOut_dut, P_dut, M_dut,
155.
156.
                                carryOut_exp, carryOutF_exp, BCOut_exp, PCOut_exp, P_exp, M_exp);
157.
158.
                  $stop;
159.
              end
160.
161.
              carryIn_tb = $random;
              A_tb = 20;
B_tb = 10;
162.
163.
164.
              D_tb = 25;
165.
              BCIn tb = $random;
166.
              C tb = 350;
              PCIn tb = $random;
167.
168.
              opMode_tb = 8'b0000 1010;
169.
170.
              BCOut_exp = 'ha;
              M_{exp} = 'hc8;
171.
172.
173.
              repeat (3) begin
174.
                  @(negedge clk);
175.
176.
              if (carryOut_dut != carryOut_exp || carryOutF_dut != carryOutF_exp
177.
                  || BCOut_dut != BCOut_exp || PCOut_dut != PCOut_exp
178.
```

```
| P_dut != P_exp || M_dut != M_exp) begin
180.
                 $display("Error in path 3, carryIn: %d, A: %d, B: %d, D: %d, BCIn: %d, C: %d, PCIn:
%d, opMode: %d,\n
181.
                              carryOut dut: %d, carryOutF dut: %d, BCOut dut: %d, PCOut dut: %d,
P dut: %d, M dut: %d,\n
182.
                              carryOut_exp: %d, carryOutF_exp: %d, BCOut_exp: %d, PCOut_exp: %d,
P_exp: %d, M_exp: %d\n",
183.
                              carryIn_tb, A_tb, B_tb, D_tb, BCIn_tb, C_tb, PCIn_tb, opMode_tb,
                              carryOut_dut, carryOutF_dut, BCOut_dut, PCOut_dut, P_dut, M_dut,
184.
185.
                              carryOut_exp, carryOutF_exp, BCOut_exp, PCOut_exp, P_exp, M_exp);
186.
                 $stop;
187.
             end
188.
             carryIn_tb = $random;
189.
190.
             A tb = 5;
191.
             B_{tb} = 6;
192.
             D_{tb} = 25;
193.
             BCIn_tb = $random;
194.
             C tb = 350;
195.
             PCIn_tb = 3000;
             opMode_tb = 8'b1010_0111;
196.
197.
198.
             carryOut_exp = 1;
199.
             carryOutF_exp = 1;
             BCOut_exp = 'h6;
PCOut_exp = 'hfe6fffec0bb1;
200.
201.
             P exp = 'hfe6fffec0bb1;
202.
             M = xp = 'h1e;
203.
204.
205.
             repeat (3) begin
                 @(negedge clk);
206.
207.
208.
209.
             if (carryOut_dut != carryOut_exp || carryOutF_dut != carryOutF_exp
                   | BCOut_dut != BCOut_exp || PCOut_dut != PCOut_exp
210.
                  || P_dut != P_exp || M_dut != M_exp) begin
211.
212.
                 $display("Error in path 4, carryIn: %d, A: %d, B: %d, D: %d, BCIn: %d, C: %d, PCIn:
%d, opMode: %d, \n
213.
                              carryOut_dut: %d, carryOutF_dut: %d, BCOut_dut: %d, PCOut_dut: %d,
P_dut: %d, M_dut: %d, \n
214.
                              carryOut exp: %d, carryOutF exp: %d, BCOut exp: %d, PCOut exp: %d,
P exp: %d, M exp: %d\n",
215.
                              carryIn_tb, A_tb, B_tb, D_tb, BCIn_tb, C_tb, PCIn_tb, opMode_tb,
216.
                              carryOut_dut, carryOutF_dut, BCOut_dut, PCOut_dut, P_dut, M_dut,
217.
                              carryOut_exp, carryOutF_exp, BCOut_exp, PCOut_exp, P_exp, M_exp);
218.
                 $stop;
219.
             end
220.
221.
             $stop;
         end
222.
223. endmodule
224.
```

Do File

```
    vlib work
    vlog DSP.v DSP_tb.v RegMux.v PreAddSub.v PostAddSub.v Mul.v
    vsim -voptargs=+acc work.DSP_tb
    add wave *
    run -all
    #quit -sim
    #quit -sim
```

QuestaSim Snippets



Constraints File

```
1. ## This file is a general .xdc for the Basys3 rev B board
 2. ## To use it in a project:
 3. ## - uncomment the lines corresponding to used pins
 4. ## - rename the used ports (in each line, after get_ports) according to the top level signal
names in the project
 6. ## Clock signal
 8. create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
10.
11. ## Switches
12. #set_property -dict { PACKAGE_PIN V17
                                                 IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
13. #set_property -dict { PACKAGE_PIN V16
                                                 IOSTANDARD LVCMOS33 } [get_ports {sw[1]}]
                                                 IOSTANDARD LVCMOS33 } [get_ports {sw[2]}]
14. #set_property -dict { PACKAGE_PIN W16
15. #set_property -dict { PACKAGE_PIN W17
                                                 IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
16. #set_property -dict { PACKAGE_PIN W15
17. #set_property -dict { PACKAGE_PIN V15
18. #set_property -dict { PACKAGE_PIN W14
                                                 IOSTANDARD LVCMOS33 } [get_ports {sw[4]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[5]}]
                                                 IOSTANDARD LVCMOS33 } [get_ports {sw[6]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[7]}]
 19. #set_property -dict { PACKAGE PIN W13
```

```
IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
20. #set_property -dict { PACKAGE_PIN V2
21. #set property -dict { PACKAGE PIN T3
                                                       IOSTANDARD LVCMOS33 } [get ports {sw[9]}]
22. #set_property -dict { PACKAGE_PIN T2
                                                       IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
23. #set_property -dict { PACKAGE_PIN R3 24. #set_property -dict { PACKAGE_PIN W2 25. #set_property -dict { PACKAGE_PIN U1 26. #set_property -dict { PACKAGE_PIN T1
                                                       IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
                                                       IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
27. #set_property -dict { PACKAGE_PIN R2
                                                       IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
28.
29.
30. ## LEDs
31. #set_property -dict { PACKAGE_PIN U16
                                                       IOSTANDARD LVCMOS33 } [get_ports {led[0]}]
                                                       IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
32. #set_property -dict { PACKAGE_PIN E19
33. #set_property -dict { PACKAGE_PIN U19 34. #set_property -dict { PACKAGE_PIN V19
                                                       IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
                                                       IOSTANDARD LVCMOS33 } [get_ports {Led[3]}]
35. #set property -dict { PACKAGE PIN W18
                                                       IOSTANDARD LVCMOS33 } [get_ports {Led[4]}]
IOSTANDARD LVCMOS33 } [get_ports {Led[5]}]
36. #set_property -dict { PACKAGE_PIN U15
37. #set_property -dict { PACKAGE_PIN U14
                                                       IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
                                                       IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
38. #set_property -dict { PACKAGE_PIN V14
39. #set property -dict { PACKAGE PIN V13
                                                       IOSTANDARD LVCMOS33 } [get_ports {led[8]}]
                                                       IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
40. #set_property -dict { PACKAGE_PIN V3
41. #set_property -dict { PACKAGE_PIN W3
42. #set_property -dict { PACKAGE_PIN U3
43. #set_property -dict { PACKAGE_PIN P3
                                                       IOSTANDARD LVCMOS33 } [get_ports {Led[10]}]
                                                       IOSTANDARD LVCMOS33 } [get_ports {Led[11]}]
IOSTANDARD LVCMOS33 } [get_ports {Led[12]}]
                                                       IOSTANDARD LVCMOS33 } [get_ports {led[13]}]
IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
44. #set_property -dict { PACKAGE_PIN N3
45. #set_property -dict { PACKAGE_PIN P1
46. #set_property -dict { PACKAGE_PIN L1
                                                       IOSTANDARD LVCMOS33 } [get_ports {Led[15]}]
47.
48.
49. ##7 Segment Display
                                                     IOSTANDARD LVCMOS33 } [get_ports {seg[0]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[2]}]
50. #set_property -dict { PACKAGE_PIN W7
51. #set_property -dict { PACKAGE_PIN W6
52. #set_property -dict { PACKAGE_PIN U8
                                                      IOSTANDARD LVCMOS33 } [get_ports {seg[3]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]
53. #set_property -dict { PACKAGE_PIN V8
54. #set_property -dict { PACKAGE_PIN U5
                                                      IOSTANDARD LVCMOS33 } [get_ports {seg[5]}]
55. #set_property -dict { PACKAGE_PIN V5
                                                      IOSTANDARD LVCMOS33 } [get_ports {seg[6]}]
56. #set property -dict { PACKAGE PIN U7
57.
58. #set_property -dict { PACKAGE_PIN V7
                                                      IOSTANDARD LVCMOS33 } [get_ports dp]
59.
60. #set property -dict { PACKAGE PIN U2
                                                      IOSTANDARD LVCMOS33 } [get_ports {an[0]}]
                                                      IOSTANDARD LVCMOS33 } [get_ports {an[1]}]
IOSTANDARD LVCMOS33 } [get_ports {an[2]}]
IOSTANDARD LVCMOS33 } [get_ports {an[3]}]
61. #set_property -dict { PACKAGE_PIN U4
62. #set_property -dict { PACKAGE_PIN V4
63. #set_property -dict { PACKAGE_PIN W4
64.
65.
66. ##Buttons
                                                       IOSTANDARD LVCMOS33 } [get_ports rst]
67. #set_property -dict { PACKAGE_PIN U18
                                                       IOSTANDARD LVCMOS33 } [get_ports btnU]
68. #set_property -dict { PACKAGE_PIN T18
69. #set_property -dict { PACKAGE_PIN W19
                                                       IOSTANDARD LVCMOS33 } [get_ports btnL]
70. #set_property -dict { PACKAGE_PIN T17
                                                       IOSTANDARD LVCMOS33 } [get_ports btnR]
71. #set property -dict { PACKAGE PIN U17
                                                       IOSTANDARD LVCMOS33 } [get_ports btnD]
72.
73.
74. ##Pmod Header JA
75. #set_property -dict { PACKAGE_PIN J1
                                                      IOSTANDARD LVCMOS33 } [get_ports {JA[0]}];#Sch name =
JA1
76. #set_property -dict { PACKAGE_PIN L2
                                                      IOSTANDARD LVCMOS33 } [get_ports {JA[1]}];#Sch name =
JA2
77. #set_property -dict { PACKAGE_PIN J2
                                                      IOSTANDARD LVCMOS33 } [get_ports {JA[2]}];#Sch name =
JA3
78. #set_property -dict { PACKAGE_PIN G2
                                                      IOSTANDARD LVCMOS33 } [get_ports {JA[3]}];#Sch name =
JA4
79. #set_property -dict { PACKAGE_PIN H1
                                                      IOSTANDARD LVCMOS33 } [get_ports {JA[4]}];#Sch name =
```

```
80. #set_property -dict { PACKAGE_PIN K2
                                            IOSTANDARD LVCMOS33 } [get_ports {JA[5]}];#Sch name =
JA8
81. #set_property -dict { PACKAGE_PIN H2
                                            IOSTANDARD LVCMOS33 } [get_ports {JA[6]}];#Sch name =
749
82. #set_property -dict { PACKAGE_PIN G3
                                            IOSTANDARD LVCMOS33 } [get_ports {JA[7]}];#Sch name =
JA10
83.
84. ##Pmod Header JB
85. #set_property -dict { PACKAGE_PIN A14
                                             IOSTANDARD LVCMOS33 } [get_ports {JB[0]}];#Sch name =
7R1
86. #set_property -dict { PACKAGE_PIN A16
                                             IOSTANDARD LVCMOS33 } [get_ports {JB[1]}];#Sch name =
JB2
87. #set_property -dict { PACKAGE_PIN B15
                                             IOSTANDARD LVCMOS33 } [get_ports {JB[2]}];#Sch name =
ЈВЗ
88. #set_property -dict { PACKAGE_PIN B16
                                             IOSTANDARD LVCMOS33 } [get_ports {JB[3]}];#Sch name =
JB4
89. #set_property -dict { PACKAGE_PIN A15
                                             IOSTANDARD LVCMOS33 } [get_ports {JB[4]}];#Sch name =
JB7
90. #set_property -dict { PACKAGE_PIN A17
                                             IOSTANDARD LVCMOS33 } [get_ports {JB[5]}];#Sch name =
                                             IOSTANDARD LVCMOS33 } [get_ports {JB[6]}];#Sch name =
91. #set_property -dict { PACKAGE_PIN C15
7R9
92. #set_property -dict { PACKAGE_PIN C16
                                              IOSTANDARD LVCMOS33 } [get_ports {JB[7]}];#Sch name =
JB10
93.
94. ##Pmod Header JC
95. #set_property -dict { PACKAGE_PIN K17
                                             IOSTANDARD LVCMOS33 } [get_ports {JC[0]}];#Sch name =
96. #set_property -dict { PACKAGE_PIN M18
                                              IOSTANDARD LVCMOS33 } [get_ports {JC[1]}];#Sch name =
JC2
                                             IOSTANDARD LVCMOS33 } [get_ports {JC[2]}];#Sch name =
97. #set_property -dict { PACKAGE_PIN N17
JC3
98. #set_property -dict { PACKAGE_PIN P18
                                              IOSTANDARD LVCMOS33 } [get_ports {JC[3]}];#Sch name =
JC4
99. #set_property -dict { PACKAGE_PIN L17
                                             IOSTANDARD LVCMOS33 } [get_ports {JC[4]}];#Sch name =
7C7
100. #set_property -dict { PACKAGE_PIN M19
                                             IOSTANDARD LVCMOS33 } [get ports {JC[5]}];#Sch name =
JC8
101. #set_property -dict { PACKAGE_PIN P17
                                             IOSTANDARD LVCMOS33 } [get_ports {JC[6]}];#Sch name =
709
102. #set_property -dict { PACKAGE_PIN R18
                                             IOSTANDARD LVCMOS33 } [get_ports {JC[7]}];#Sch name =
JC10
103.
104. ##Pmod Header JXADC
105. #set_property -dict { PACKAGE_PIN J3
                                            IOSTANDARD LVCMOS33 } [get_ports {JXADC[0]}];#Sch name =
XA1 P
106. #set_property -dict { PACKAGE_PIN L3
                                            IOSTANDARD LVCMOS33 } [get_ports {JXADC[1]}];#Sch name
XA2 P
107. #set_property -dict { PACKAGE_PIN M2
                                            IOSTANDARD LVCMOS33 } [get_ports {JXADC[2]}];#Sch name =
XA3 P
108. #set_property -dict { PACKAGE_PIN N2
                                            IOSTANDARD LVCMOS33 } [get_ports {JXADC[3]}];#Sch name =
XA4 P
109. #set_property -dict { PACKAGE_PIN K3
                                            IOSTANDARD LVCMOS33 } [get_ports {JXADC[4]}];#Sch name =
XA1 N
110. #set_property -dict { PACKAGE_PIN M3
                                            IOSTANDARD LVCMOS33 } [get_ports {JXADC[5]}];#Sch name
XA2 N
111. #set_property -dict { PACKAGE_PIN M1
                                            IOSTANDARD LVCMOS33 } [get_ports {JXADC[6]}];#Sch name =
XA3 N
112. #set_property -dict { PACKAGE_PIN N1
                                            IOSTANDARD LVCMOS33 } [get_ports {JXADC[7]}];#Sch name =
XA4 N
113.
114.
115. ##VGA Connector
116. #set_property -dict { PACKAGE_PIN G19
                                              IOSTANDARD LVCMOS33 } [get_ports {vgaRed[0]}]
                                             IOSTANDARD LVCMOS33 } [get_ports {vgaRed[1]}]
117. #set_property -dict { PACKAGE_PIN H19
```


```
IOSTANDARD LVCMOS33 } [get_ports {vgaRed[2]}
118. #set_property -dict { PACKAGE_PIN J19
119. #set_property -dict { PACKAGE_PIN N19
                                                    IOSTANDARD LVCMOS33 } [get ports {vgaRed[3]}]
120. #set_property -dict { PACKAGE_PIN N18
                                                    IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[0]}]
                                                    IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[1]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[2]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[3]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[0]}]
121. #set_property -dict { PACKAGE_PIN L18 122. #set_property -dict { PACKAGE_PIN K18
123. #set_property -dict { PACKAGE_PIN J18
124. #set_property -dict { PACKAGE_PIN J17
125. #set_property -dict { PACKAGE_PIN H17
                                                    IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[1]}]
                                                    IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[2]}]
126. #set_property -dict { PACKAGE_PIN G17
127. #set_property -dict { PACKAGE_PIN D17
                                                    IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[3]}]
128. #set_property -dict { PACKAGE_PIN P19
                                                    IOSTANDARD LVCMOS33 } [get_ports Hsync]
129. #set_property -dict { PACKAGE_PIN R19
                                                    IOSTANDARD LVCMOS33 } [get_ports Vsync]
130.
131.
132. ##USB-RS232 Interface
133. #set_property -dict { PACKAGE_PIN B18
                                                    IOSTANDARD LVCMOS33 } [get_ports RsRx]
134. #set_property -dict { PACKAGE_PIN A18
                                                    IOSTANDARD LVCMOS33 } [get_ports RsTx]
135.
136.
137. ##USB HID (PS/2)
138. #set_property -dict { PACKAGE_PIN C17
                                                    IOSTANDARD LVCMOS33
                                                                             PULLUP true } [get_ports PS2Clk]
139. #set_property -dict { PACKAGE_PIN B17
                                                                             PULLUP true } [get_ports PS2Data]
                                                    IOSTANDARD LVCMOS33
140.
141.
142. ##Quad SPI Flash
143. ##Note that CCLK_0 cannot be placed in 7 series devices. You can access it using the
144. ##STARTUPE2 primitive.
145. #set_property -dict { PACKAGE_PIN D18
                                                    IOSTANDARD LVCMOS33 } [get_ports {QspiDB[0]}]
146. #set_property -dict { PACKAGE_PIN D19
                                                    IOSTANDARD LVCMOS33 } [get_ports {QspiDB[1]}]
                                                    IOSTANDARD LVCMOS33 } [get_ports {QspiDB[2]}]
IOSTANDARD LVCMOS33 } [get_ports {QspiDB[3]}]
147. #set_property -dict { PACKAGE_PIN G18
148. #set_property -dict { PACKAGE_PIN F18
                                                    IOSTANDARD LVCMOS33 } [get_ports QspiCSn]
149. #set_property -dict { PACKAGE_PIN K19
150.
151.
152. ## Configuration options, can be used for all designs
153. set_property CONFIG_VOLTAGE 3.3 [current_design]
154. set property CFGBVS VCCO [current design]
155.
156. ## SPI configuration mode options for QSPI boot, can be used for all designs
157. set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
158. set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
159. set property CONFIG MODE SPIx4 [current design]
160.
```

Elaboration

Messages



Schematic




Synthesis

Messages




Utilization Report



Timing Report



Schematic




Implementation


Messages




Utilization Report



Timing Report



Device



Linting

