Design

Errors

- 1- Almost full flag is raised one cycle before the FIFO is full by 2 elements not 1.
- 2- Not all cases of updating count according to wr_en and rd_en are covered (the cases where wr_en and rd_en are both high).
- 3- Reset must reset all flags, counter, and pointers.
- 4- Removed the redundant full from the if condition updating the overflow to get 100% conditional coverage.

Corrected Design Code With Assertions

```
2. // Author: Kareem Waseem
 3. // Course: Digital Verification using SV & UVM
 4. //
 5. // Description: FIFO Design
 8. module FIFO(IFIFO.DUT fifo if);
        localparam max_fifo_addr = $clog2(fifo_if.FIFO_DEPTH);
10.
11.
        reg [fifo_if.FIFO_WIDTH - 1 : 0] mem [fifo_if.FIFO_DEPTH - 1 : 0];
12.
13.
        reg [max_fifo_addr - 1 : 0] wr_ptr, rd_ptr;
14.
        reg [max_fifo_addr:0] count;
15.
16.
        always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
17.
            if (!fifo_if.rst_n) begin
18.
               wr_ptr <= 0;
19.
                fifo_if.wr_ack <= 0;
20.
                fifo_if.overflow <= 0;</pre>
21.
            end
22.
            else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin</pre>
                mem[wr_ptr] <= fifo_if.data_in;</pre>
23.
                fifo_if.wr_ack <= 1;
24.
25.
               wr_ptr <= wr_ptr + 1;</pre>
26.
            end
27.
            else begin
                fifo_if.wr_ack <= 0;
28.
29.
                if (fifo_if.wr_en)
                    fifo_if.overflow <= 1;</pre>
30.
31.
32.
                    fifo_if.overflow <= 0;</pre>
33.
            end
34.
        end
35.
        always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
36.
37.
            if (!fifo_if.rst_n) begin
38.
                rd_ptr <= 0;
39.
                fifo_if.underflow <= 0;</pre>
40.
            else if (fifo_if.rd_en && count != 0) begin
41.
42.
                fifo_if.data_out <= mem[rd_ptr];</pre>
                rd ptr <= rd_ptr + 1;
43.
            end else if (fifo_if.empty && fifo_if.rd_en) begin
44.
```

```
45.
                 fifo_if.underflow <= 1;</pre>
 46.
             end else begin
 47.
                 fifo_if.underflow <= 0;</pre>
 48.
             end
 49.
         end
 50.
 51.
         always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
             if (!fifo_if.rst_n) begin
 52.
 53.
                 count <= ∅;
 54.
             end
 55.
             else begin
 56.
                 if (({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full)
 57.
 58.
                 else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
 59.
                     count <= count - 1;</pre>
                 else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.full)
60.
61.
62.
                 else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)
63.
                     count <= count + 1;</pre>
             end
 64.
 65.
         end
 66.
         assign fifo_if.full = (count == fifo_if.FIFO_DEPTH)? 1 : 0;
 67.
 68.
         assign fifo_if.empty = (count == 0)? 1 : 0;
         assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH - 1)? 1 : 0;
 69.
 70.
         assign fifo_if.almostempty = (count == 1)? 1 : 0;
 71.
 72.
         `ifdef SIM
 73.
             property IsFullEmpty;
 74.
                 @(posedge fifo if.clk) disable iff (!fifo if.rst n) !(fifo if.full &&
fifo_if.empty);
 75.
             endproperty
 76.
 77.
             property IsEmpty;
 78.
                 @(posedge fifo if.clk) disable iff (!fifo if.rst n) count == 0 |-> fifo if.empty ==
 79.
             endproperty
80.
81.
             property IsNotEmpty;
                 @(posedge fifo if.clk) disable iff (!fifo if.rst n) count != 0 |-> fifo if.empty ==
82.
83.
             endproperty
84.
85.
             property IsAlmostEmpty;
                 @(posedge fifo if.clk) disable iff (!fifo if.rst n) count == 1 |->
86.
fifo if.almostempty == 1;
87.
             endproperty
88.
89.
             property IsFull;
                 @(posedge fifo if.clk) disable iff (!fifo if.rst n) count == fifo if.FIFO DEPTH |->
90.
fifo if.full == 1;
91.
             endproperty
92.
93.
             property IsNotFull;
94.
                 @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) count != fifo_if.FIFO_DEPTH |->
fifo_if.full == 0;
95.
             endproperty
96.
97.
             property IsAlmostFull;
                 @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) count == fifo_if.FIFO_DEPTH - 1
98.
 -> fifo_if.almostfull == 1;
99.
             endproperty
100.
101.
             property IsOverflow;
```

```
102.
                 @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (fifo_if.full && fifo_if.wr_en)
|=> fifo if.overflow == 1;
103.
             endproperty
104.
105.
             property IsUnderflow;
                 @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (fifo_if.empty &&
106.
fifo_if.rd_en) |=> fifo_if.underflow == 1;
107.
             endproperty
108.
109.
             property IsWriteAck;
110.
                 @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (!fifo_if.full &&
fifo_if.wr_en) |=> fifo_if.wr_ack == 1;
111.
             endproperty
112.
113.
             property wr_ptr_wrap;
114.
                 @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
115.
                      (!fifo_if.full && fifo_if.wr_en && wr_ptr == fifo_if.FIFO_DEPTH - 1) |=> wr_ptr
== 0;
116.
             endproperty
117.
118.
             property rd_ptr_wrap;
119.
                 @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
120.
                     (!fifo_if.empty && fifo_if.rd_en && rd_ptr == fifo_if.FIFO_DEPTH - 1) |=>
rd ptr == 0;
121.
             endproperty
122.
123.
             always_comb begin
                 if (!fifo_if.rst_n) begin
124.
125.
                     a_reset_empty: assert final(fifo_if.empty == 1);
126.
                 end
127.
             end
128.
129.
             always_comb begin
                 if (!fifo_if.rst_n) begin
130.
131.
                     a_reset_full: assert final(fifo_if.full == 0);
132.
                 end
133.
             end
134.
135.
             always_comb begin
136.
                 if (!fifo_if.rst_n) begin
                     a_reset_almostempty: assert final(fifo_if.almostempty == 0);
137.
138.
                 end
139.
             end
140.
141.
             always_comb begin
142.
                 if (!fifo if.rst n) begin
143.
                     a_reset_almostfull: assert final(fifo_if.almostfull == 0);
144.
145.
             end
146.
147.
             always_comb begin
148.
                 if (!fifo if.rst n) begin
149.
                     a_reset_overflow: assert final(fifo_if.overflow == 0);
150.
                 end
151.
152.
153.
             always_comb begin
154.
                 if (!fifo_if.rst_n) begin
155.
                     a_reset_underflow: assert final(fifo_if.underflow == 0);
156.
                 end
157.
             end
158.
159.
             always_comb begin
160.
                 if (!fifo_if.rst_n) begin
                     a_reset_wr_ack: assert final(fifo_if.wr_ack == 0);
161.
```

```
162.
                 end
163.
             end
164.
165.
             always_comb begin
166.
                 if (!fifo_if.rst_n) begin
167.
                      a_reset_wr_ptr: assert final(wr_ptr == 0);
168.
169.
             end
170.
             always_comb begin
171.
172.
                 if (!fifo_if.rst_n) begin
173.
                      a_reset_rd_ptr: assert final(rd_ptr == 0);
174.
                 end
175.
             end
176.
177.
             always_comb begin
178.
                 if (!fifo_if.rst_n) begin
                      a_reset_count: assert final(count == 0);
179.
180.
                 end
181.
             end
182.
183.
             always_comb begin
184.
                 a_wr_ptr_threshold: assert final(wr_ptr < fifo_if.FIFO_DEPTH);</pre>
185.
186.
187.
             always_comb begin
                 a_rd_ptr_threshold: assert final(rd_ptr < fifo_if.FIFO_DEPTH);</pre>
188.
189.
190.
191.
             always_comb begin
                 a_count_threshold: assert final(count <= fifo_if.FIFO_DEPTH);</pre>
192.
193.
             end
194.
195.
             a_IsFullEmpty: assert property (IsFullEmpty);
196.
             c_IsFullEmpty: cover property (IsFullEmpty);
197.
198.
             a IsEmpty: assert property (IsEmpty);
199.
             c_IsEmpty: cover property (IsEmpty);
200.
201.
             a_IsNotEmpty: assert property (IsNotEmpty);
202.
             c_IsNotEmpty: cover property (IsNotEmpty);
203.
             a_IsAlmostEmpty: assert property (IsAlmostEmpty);
204.
205.
             c_IsAlmostEmpty: cover property (IsAlmostEmpty);
206.
207.
             a IsFull: assert property (IsFull);
208.
             c_IsFull: cover property (IsFull);
209.
210.
             a_IsNotFull: assert property (IsNotFull);
211.
             c IsNotFull: cover property (IsNotFull);
212.
213.
             a_IsAlmostFull: assert property (IsAlmostFull);
214.
             c_IsAlmostFull: cover property (IsAlmostFull);
215.
216.
             a_IsOverflow: assert property (IsOverflow);
217.
             c_IsOverflow: cover property (IsOverflow);
218.
219.
             a_IsUnderflow: assert property (IsUnderflow);
220.
             c_IsUnderflow: cover property (IsUnderflow);
221.
222.
             a_IsWriteAck: assert property (IsWriteAck);
223.
             c_IsWriteAck: cover property (IsWriteAck);
224.
225.
             a_wr_ptr_wrap: assert property (wr_ptr_wrap);
226.
             c_wr_ptr_wrap: cover property (wr_ptr_wrap);
```

Interface

```
    interface IFIFO(clk);

        parameter FIFO_WIDTH = 16;
2.
        parameter FIFO_DEPTH = 8;
 3.
4.
5.
        input bit clk;
6.
 7.
        logic [FIFO_WIDTH - 1 : 0] data_in;
8.
        logic rst_n, wr_en, rd_en;
9.
        logic [FIFO_WIDTH - 1 : 0] data_out;
10.
        logic wr_ack, overflow;
        logic full, empty, almostfull, almostempty, underflow;
11.
12.
13.
        event start_to_sample;
14.
15.
        modport DUT (input data_in, wr_en, rd_en, clk, rst_n, start_to_sample, output full, empty,
almostfull, almostempty, wr_ack, overflow, underflow, data_out);
16.
        modport TEST (input clk, full, empty, almostfull, almostempty, wr_ack, overflow, underflow,
17.
data_out, start_to_sample, output data_in, wr_en, rd_en, rst_n);
18.
        modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull,
19.
almostempty, wr_ack, overflow, underflow, data_out, start_to_sample);
20. endinterface
21.
```

Shared Package

```
    package shared_pkg;
    bit test_finished;
    int error_count, correct_count;
    endpackage
```

Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the output empty value should be high, all other flags should be low	Directed at the start of the simulation, and randomized with 5% to be asserted in the simulation time	-	Immediate assertion to check functionality
FIFO_2	When there is no elements in the fifo the empty output value should be high	Randomization	make sure that all the combinations of wr_en, wr_en and empty occurred	Concurrent assertion to check functionality
FIFO_3	When there is only one element in the fifo, almost empty value should be high	Randomization	make sure that all the combinations of wr_en, wr_en and almost empty occurred	Concurrent assertion to check functionality
FIFO_4	When there is a full fifo, the output full value should be high	Randomization	make sure that all the combinations of wr_en, wr_en and full occurred	Concurrent assertion to check functionality
FIFO_5	When the fifo is one element far to be full, the output almost full value should be high	Randomization	make sure that all the combinations of wr_en, wr_en and almost full occurred	Concurrent assertion to check functionality
FIFO_6	When writing in a full fifo, the output overflow should be high	Randomization under constraints on the wr_en to be high 70% of the simulation time	make sure that all the combinations of wr_en, wr_en and overflow occurred	Concurrent assertion to check functionality
FIFO_7	When reading an empty fifo, the output underflow should be high	Randomization under constraints on the rd_en to be high 30% of the simulation time	make sure that all the combinations of wr_en, wr_en and underflow occurred	Concurrent assertion to check functionality
FIFO_8	When writing in a not full fifo, the output write ack should be high	Randomization under constraints on the wr_en to be high 70% of the simulation time	make sure that all the combinations of wr_en, wr_en and write ack occurred	Concurrent assertion to check functionality
FIFO_9	the fifo can't be full and empty at the same time	Randomization	-	Immediate assertion to check functionality
FIFO_10	When reading a not empty fifo, the dout output should have the value written in the fifo first	Randomization under constraints on the rd_en to be high 30% of the simulation time	-	checker to check functionality

FIFO Transaction Class

```
    package FIFO_transactions_pkg;

 2.
         parameter FIFO_WIDTH = 16;
 3.
         parameter FIFO_DEPTH = 8;
 4.
         class FIFO_transactions;
 5.
             rand logic [FIFO_WIDTH - 1 : 0] data_in;
 6.
             rand logic rst_n, wr_en, rd_en; logic [FIFO_WIDTH - 1 : 0] data_out;
 8.
 9.
             logic wr_ack, overflow;
             logic full, empty, almostfull, almostempty, underflow;
10.
11.
             int RD_EN_ON_DIST;
int WR_EN_ON_DIST;
12.
13.
14.
15.
             function new(int rd_en_on_dist = 30, int wr_en_on_dist = 70);
16.
                  RD_EN_ON_DIST = rd_en_on_dist;
17.
                  WR_EN_ON_DIST = wr_en_on_dist;
             endfunction
18.
19.
             constraint FIFO_1 {
    rst_n dist {1 :/ 95, 0 :/ 5};
20.
21.
22.
23.
24.
             constraint FIFO_6_8 {
25.
                 wr_en dist {1 :/ WR_EN_ON_DIST, 0 :/ 100 - WR_EN_ON_DIST};
26.
27.
             constraint FIFO_7_10 {
28.
29.
                 wr_en dist {1 :/ RD_EN_ON_DIST, 0 :/ 100 - RD_EN_ON_DIST};
30.
31.
         endclass
32. endpackage
```

FIFO Coverage Class

```
    package FIFO_coverage_pkg;

        import FIFO_transactions_pkg::*;
 3.
 4.
        class FIFO_coverage;
 5.
             FIFO_transactions F_cvg_txn;
 6.
 7.
             covergroup CovCode;
 8.
                 wr_en_cp: coverpoint F_cvg_txn.wr_en iff (F_cvg_txn.rst_n) {
                     bins high = {1};
bins low = {0};
 9.
10.
11.
12.
13.
                 rd_en_cp: coverpoint F_cvg_txn.rd_en iff (F_cvg_txn.rst_n) {
14.
                     bins high = \{1\};
15.
                     bins low = \{0\};
16.
17.
                 full_cp: coverpoint F_cvg_txn.full iff (F_cvg_txn.rst_n) {
18.
19.
                     bins high = \{1\};
                     bins low = \{\emptyset\};
20.
21.
22.
                 almostfull_cp: coverpoint F_cvg_txn.almostfull iff (F_cvg_txn.rst_n) {
23.
24.
                     bins high = \{1\};
25.
                     bins low = \{0\};
26.
27.
                 empty_cp: coverpoint F_cvg_txn.empty iff (F_cvg_txn.rst_n) {
28.
29.
                     bins high = \{1\};
30.
                     bins low = \{0\};
31.
32.
                 almostempty_cp: coverpoint F_cvg_txn.almostempty iff (F_cvg_txn.rst_n) {
33.
34.
                     bins high = \{1\};
                     bins low = \{0\};
35.
36.
37.
                 overflow_cp: coverpoint F_cvg_txn.overflow iff (F_cvg_txn.rst_n) {
38.
39.
                     bins high = \{1\};
40.
                     bins low = \{0\};
41.
                 }
42.
43.
                 underflow_cp: coverpoint F_cvg_txn.underflow iff (F_cvg_txn.rst_n) {
                     bins high = \{1\};
bins low = \{0\};
44.
45.
46.
47.
48.
                 wr_ack_cp: coverpoint F_cvg_txn.wr_ack iff (F_cvg_txn.rst_n) {
                     bins high = \{1\};
49.
50.
                     bins low = \{0\};
51.
52.
53.
                 full_cr: cross wr_en_cp, rd_en_cp, full_cp iff (F_cvg_txn.rst_n) {
54.
                      ignore_bins ignr = binsof(rd_en_cp.high) && binsof(full_cp.high);
55.
56.
57.
                 almostfull_cr: cross wr_en_cp, rd_en_cp, almostfull_cp iff (F_cvg_txn.rst_n);
```

```
59.
                  empty_cr: cross wr_en_cp, rd_en_cp, empty_cp iff (F_cvg_txn.rst_n) {
60.
                      ignore_bins ignr = binsof(wr_en_cp.high) && binsof(empty_cp.high);
61.
62.
63.
                 almostempty_cr: cross wr_en_cp, rd_en_cp, almostempty_cp iff (F_cvg_txn.rst_n);
64.
65.
                 overflow_cr: cross wr_en_cp, rd_en_cp, overflow_cp iff (F_cvg_txn.rst_n) {
66.
                      ignore_bins ignr = binsof(wr_en_cp.low) && binsof(overflow_cp.high);
67.
68.
                 underflow_cr: cross wr_en_cp, rd_en_cp, underflow_cp iff (F_cvg_txn.rst_n) {
   ignore_bins ignr = binsof(rd_en_cp.low) && binsof(underflow_cp.high);
69.
70.
71.
72.
                  wr_ack_cr: cross wr_en_cp, rd_en_cp, wr_ack_cp iff (F_cvg_txn.rst_n) {
73.
74.
                      ignore_bins ignr = binsof(wr_en_cp.low) && binsof(wr_ack_cp.high);
75.
76.
             endgroup
77.
78.
             function new();
                 CovCode = new;
79.
80.
             endfunction
81.
             function void sample_data(FIFO_transactions F_txn);
82.
83.
                 F_cvg_txn = F_txn;
84.
                 CovCode.sample();
85.
             endfunction
86.
         endclass
87. endpackage
88.
```

FIFO Scoreboard Class

```
    package FIFO_scoreboard_pkg;

        import FIFO_transactions_pkg::*;
3.
        import shared_pkg::*;
 4.
        class FIFO_scoreboard;
 5.
            logic [FIFO_WIDTH - 1 : 0] data_out_ref;
 6.
            logic [FIFO_WIDTH - 1 : 0] q_ref[$];
8.
9.
            task check data(FIFO transactions f trans);
                reference_model(f_trans);
10.
11.
12.
                if (f_trans.data_out != data_out_ref) begin
13.
                    error count++;
14.
15.
                    $display("error, rst n: %b, wr en: %b, rd en: %b, data in: %b, data out dut: %h,
data_out_ref: %h",
                                 f_trans.rst_n, f_trans.wr_en, f_trans.rd_en, f_trans.data_in,
f_trans.data_out, data_out_ref);
17.
                end else begin
18.
                    correct_count++;
19.
                end
20.
            endtask
21.
22.
            task reference_model(FIFO_transactions f_trans);
23.
                if (!f_trans.rst_n) begin
24.
                    q_ref.delete();
25.
                end else begin
```

```
bit is_wr, is_rd;
27.
28.
                     if (f_trans.wr_en && f_trans.rd_en) begin
29.
                         if (q_ref.size() == 0) begin
30.
                             is_wr = 1;
31.
                             is_rd = 0;
                         end else if (q_ref.size() == FIFO_DEPTH) begin
32.
                             is_wr = 0;
33.
34.
                             is_rd = 1;
                         end else begin
35.
36.
                             is_wr = 1;
37.
                             is_rd = 1;
38.
                         end
39.
                     end else begin
40.
                         is_wr = f_trans.wr_en;
41.
                         is_rd = f_trans.rd_en;
42.
                     end
43.
44.
                     if (is wr) begin
45.
                         q_ref.push_back(f_trans.data_in);
46.
                     end
47.
48.
                     if (is_rd) begin
49.
                         data_out_ref = q_ref.pop_front();
                     end
50.
51.
                 end
            endtask
52.
53.
        endclass
54. endpackage
55.
```

FIFO Testbench Module

```
1. import shared_pkg::*;
2. import FIFO_transactions_pkg::*;
3. import FIFO_scoreboard_pkg::*;
4. import FIFO_coverage_pkg::*;
6. module FIFO_tb (IFIFO.DUT fifo_if);
        FIFO_transactions fifo_trans = new;
        FIFO_scoreboard fifo_score = new;
8.
9.
        FIFO_coverage fifo_cov = new;
10.
        initial begin
11.
12.
            fifo_trans.rst_n = 0;
13.
            fifo_if.rst_n = fifo_trans.rst_n;
14.
15.
            @(negedge fifo_if.clk);
16.
17.
            ->fifo_if.start_to_sample;
18.
19.
            fifo_score.check_data(fifo_trans);
20.
21.
            fifo_trans.rst_n = 1;
            fifo_if.rst_n = fifo_trans.rst_n;
22.
23.
24.
            repeat (1000) begin
25.
                fifo_trans.randomize();
26.
27.
                fifo_if.rst_n = fifo_trans.rst_n;
28.
                fifo_if.data_in = fifo_trans.data_in;
```

```
fifo_if.wr_en = fifo_trans.wr_en;
30.
                 fifo if.rd en = fifo trans.rd en;
31.
                 @(negedge fifo_if.clk);
32.
33.
34.
                 ->fifo_if.start_to_sample;
35.
            end
36.
37.
            test_finished = 1;
38.
39.
            @(negedge fifo_if.clk);
40.
41.
            ->fifo_if.start_to_sample;
42.
        end
43. endmodule
44.
```

FIFO Monitor Module

```
    import shared_pkg::*;
    import FIFO_transactions_pkg::*;

 3. import FIFO_scoreboard_pkg::*;
 4. import FIFO_coverage_pkg::*;
 6. module FIFO mon(IFIFO.MONITOR fifo if);
 7.
        FIFO_transactions fifo_trans = new;
        FIFO_scoreboard fifo_score = new;
 8.
 9.
        FIFO coverage fifo cov = new;
10.
        initial begin
11.
12.
             forever begin
                 @fifo_if.start_to_sample;
13.
                 @(negedge fifo_if.clk);
14.
15.
                 fifo_trans.rst_n = fifo_if.rst_n;
16.
                 fifo_trans.data_in = fifo_if.data_in;
17.
                 fifo_trans.wr_en = fifo_if.wr_en;
fifo_trans.rd_en = fifo_if.rd_en;
18.
19.
                 fifo_trans.data_out = fifo_if.data_out;
20.
21.
                 fifo_trans.empty = fifo_if.empty;
                 fifo_trans.almostempty = fifo_if.almostempty;
22.
23.
                 fifo_trans.full = fifo_if.full;
24.
                 fifo trans.almostfull = fifo if.almostfull;
25.
                 fifo_trans.overflow = fifo_if.overflow;
26.
                 fifo_trans.underflow = fifo_if.underflow;
27.
                 fifo_trans.wr_ack = fifo_if.wr_ack;
28.
                 fork
29.
30.
                      begin
31.
                          fifo_cov.sample_data(fifo_trans);
32.
                      end
33.
34.
                      begin
35.
                          fifo_score.check_data(fifo_trans);
                      end
36.
                 join
37.
38.
39.
                 if (test finished) begin
40.
                      $display("error: %d, correct: %d", error_count, correct_count);
41.
42.
                      $stop;
```

```
43. end
44. end
45. end
46. endmodule
47.
```


FIFO Top Module

```
module FIFO_top();
 2.
        bit clk;
3.
 4.
        always #1 clk = ~clk;
 5.
        IFIFO fifo_if(clk);
 6.
        FIFO dut(fifo_if);
8.
9.
        FIFO tb tb(fifo if);
        FIFO_mon mon(fifo_if);
10.
11. endmodule
12.
```

Do File

```
1. vlib work
2. vlog *v +cover +define+SIM
3. vsim -voptargs=+acc FIFO_top -cover
4. add wave *
5. add wave /FIFO_top/dut/a_reset_empty /FIFO_top/dut/a_reset_full /FIFO_top/dut/a_reset_almostempty /FIFO_top/dut/a_reset_almostfull /FIFO_top/dut/a_reset_overflow /FIFO_top/dut/a_reset_underflow /FIFO_top/dut/a_reset_wr_ack /FIFO_top/dut/a_reset_wr_ptr /FIFO_top/dut/a_reset_rd_ptr /FIFO_top/dut/a_reset_count /FIFO_top/dut/a_wr_ptr_threshold /FIFO_top/dut/a_rd_ptr_threshold /FIFO_top/dut/a_count_threshold /FIFO_top/dut/a_ISFullEmpty /FIFO_top/dut/c_ISFullEmpty /FIFO_top/dut/a_ISEmpty /FIFO_top/dut/a_ISEmpty /FIFO_top/dut/a_ISNOTEmpty /FIFO_top/dut/c_ISFull /FIFO_top/dut/c_ISFull /FIFO_top/dut/c_ISAlmostEmpty /FIFO_top/dut/c_ISAlmostEmpty /FIFO_top/dut/a_ISAlmostFull /FIFO_top/dut/c_ISNOTEMPT /FIFO_top/dut/a_ISAlmostFull /FIFO_top/dut/c_ISNOTEMPT /FIFO_top/dut/a_ISAlmostFull /FIFO_top/dut/c_ISNOTEMPT /FIFO_top/dut/a_ISAlmostFull /FIFO_top/dut/c_ISNOTEMPT /FIFO_top/dut/a_ISAlmostFull /FIFO_top/dut/c_ISNOTEMPT /FIFO_top/dut/a_ISAlmostFull /FIFO_top/dut/c_ISNOTEMPT /FIFO_top/dut/c_ISAlmostFull /FIFO_top/dut/c_ISNOTEMPT /FIFO_top/dut/c_ISAlmostFull /FIFO_top/dut/c_ISNOTEMPT /FIFO
```

Waveform



Coverage Report

Assertion Coverage Assertions	2;	25	25	0	100.00%
Name	File(Line)		Cour	nt	Pass Count
/FIFO_top/dut/a_re					
	FIF0.sv(125)			0	1
/FIFO_top/dut/a_re					
/FTFO +/d+/	FIF0.sv(131)			0	1
/FIFO_top/dut/a_re	FIFO.sv(137)			0	1
/FIFO_top/dut/a_re	, ,			0	1
/ LILO_COP/ 90C/ 9_C	FIFO.sv(143)			0	1
/FIFO top/dut/a re	` '			Ŭ	-
	FIF0.sv(149)			0	1
/FIFO top/dut/a re	, ,				
	FIF0.sv(155)			0	1
/FIFO_top/dut/a_re					
	FIF0.sv(161)			0	1
/FIFO_top/dut/a_re					
/==== / / / / /	FIF0.sv(167)			0	1
/FIFO_top/dut/a_re				0	4
/FIFO top/dut/a re	FIFO.sv(173)			0	1
/ FIFO_COD/ duc/ a_re	FIFO.sv(179)			0	1
/FIFO_top/dut/a_wr	• • •			O	1
/ Language / Mas / Mulli	FIF0.sv(184)			0	1
/FIFO_top/dut/a_ro					
	FIF0.sv(188)			0	1
/FIFO_top/dut/a_co	ount_threshold				
	FIF0.sv(192)			0	1
/FIFO_top/dut/a_Is					
	FIF0.sv(195)			0	1
/FIFO_top/dut/a_Is				-	_
/FIFO ton/dut/s T	FIFO.sv(198)			0	1
/FIFO_top/dut/a_Is				0	1
	FIF0.sv(201)			0	1

/FIFO_top/dut/a_IsAlmostEmpty		
FIFO.sv(204)	0	1
/FIFO_top/dut/a_IsFull		
FIFO.sv(207)	0	1
/FIFO_top/dut/a_IsNotFull		
FIFO.sv(210)	0	1
/FIFO_top/dut/a_IsAlmostFull		
FIF0.sv(213)	0	1
/FIFO_top/dut/a_IsOverflow		
FIF0.sv(216)	0	1
/ <u>FIFO_top/dut/a_IsUnderflow</u>		
FIF0.sv(219)	0	1
/ <u>FIFO_top/dut/a_IsWriteAck</u>		
FIF0.sv(222)	0	1
/FIFO_top/dut/a_wr_ptr_wrap		
FIF0.sv(225)	0	1
/FIFO_top/dut/a_rd_ptr_wrap		
FIF0.sv(228)	0	1

```
Hits Misses Coverage
                                           0 100.00%
Branch Coverage for instance /FIFO_top/dut
                                    Count Source
 File FIFO.sv
 -----IF Branch-----
 17
17 1
22 1
27 1
                         1048 Count coming in to IF
                                      95 if (!fifo if.rst_n) begin
474 else if (fifo if.wr_en && count < fifo if.FIFO_DEPTH) begin
479 else begin
                                     479
Branch totals: 3 hits of 3 branches = 100.00%
-----IF Branch-----
                      479 Count coming in to IF
                                             if (fifo_if.full & fifo_if.wr_en)
else
         1
1
                                      5
   29
   31
Branch totals: 2 hits of 2 branches = 100.00%
         -----IF Branch-----
 37 1048
37 1 95
41 1 387
44 1 93
46 1 473
                                1048 Count coming in to IF
95 if (!fifo_if.rst_n) begin
387 else if (fifo_if.rd_en &&
93 end else if (fifo_if.empty
                                                     else if (fifo if.rd en && count != 0) begin
end else if (fifo if.empty && fifo if.rd en) begin
                                                     end else begin
Branch totals: 4 hits of 4 branches = 100.00%
          -----IF Branch----

        52
        941 Count coming in to IF

        52
        1
        95 if (!fifo if.rst_n) begin

        55
        1
        846 else begin

Branch totals: 2 hits of 2 branches = 100.00%
```

```
Count coming in to IF
  56
                                 846
                                                           ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full)
                                                    else if ( ({fifo if.wr en, fifo if.rd en} == 2'bol) && fifio if.empty) else if ( ({fifo if.wr en, fifo if.rd en} == 2'b1) && fifo if.full) else if ( ({fifo if.wr en, fifo if.rd en} == 2'b11) && fifo if.empty)
  58
                                 197
  60
                                      All False Count
Branch totals: 5 hits of 5 branches = 100.00%
                    524 Count coming in to IF
  ----IF Branch---
                                      assign fifo if.full = (count == fifo if.FIFO DEPTH)? 1 : 0;
assign fifo if.full = (count == fifo if.FIFO DEPTH)? 1 : 0;
  67
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
                    524 Count coming in to IF
96 assign file (
     1
                                      assign fifo if.empty = (count == 0)? 1 : 0;
assign fifo if.empty = (count == 0)? 1 : 0;
  68
  68
                                 428
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
 69 524 Count coming in to IF
69 1 11 assign fifo if.almostfull = (count == fifo if.FIFO DEPTH - 1)? 1: 0;
69 2 513 assign fifo if.almostfull = (count == fifo if.FIFO DEPTH - 1)? 1: 0;
Branch totals: 2 hits of 2 branches = 100.00%
                   524 Count coming in to IF
144 assign fifo if.almostempty = (count == 1)? 1 : 0;
380 assign fifo if.almostempty = (count == 1)? 1 : 0;
             1
  70
Branch totals: 2 hits of 2 branches = 100.00%
  124
124 1
                               283 Count coming in to IF
                                                   if (!<u>fifo_if.rst_n</u>) begin
                                 83
                                      All False Count
                                 200
Branch totals: 2 hits of 2 branches = 100.00%
   -----IF Branch-----
                                             102 Count coming in to IF
                                              47
                                                                       if (!fifo_if.rst_n) begin
    130
                                              55
                                                     All False Count
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch------
                                             380 Count coming in to IF
    136
                                              60
                                                                       if (!fifo if.rst_n) begin
                                             320
                                                     All False Count
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch------
                                            114 Count coming in to IF
   142
    142
                                              48
                                                                        if (!fifo if.rst_n) begin
                                                     All False Count
                                               66
Branch totals: 2 hits of 2 branches = 100.00%
   -----IF Branch------
                                              98
    148
                                                    Count coming in to IF
    148
                                              47
                                                                       if (!fifo if.rst n) begin
                                                    All False Count
                                               51
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch------
   154
                                             230
                                                  Count coming in to IF
                                                                        if (!fifo if.rst n) begin
    154
                  1
                                              51
                                             179
                                                    All False Count
Branch totals: 2 hits of 2 branches = 100.00%
 160
                                             573 Count coming in to IF
    160
                                              65
                                                                       if (!fifo_if.rst_n) begin
                                              508
                                                    All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

-----TF Branch-----

		IF Branch	
166		603	Count coming in to IF
166	1	84	if (!fifo_if.rst_n) begin
		519	All False Count
Branch totals	: 2 hits of 2 br	anches = 100.00%	
		IF Branch	
172		512	Count coming in to IF
172	1	80	if (! <u>fifo_if.rst_n</u>) begin
		432	All False Count
Branch totals	: 2 hits of 2 br	anches = 100.00%	
		IF Branch	
178		615	Count coming in to IF
178	1	83	if (!fifo if.rst_n) begin
		532	All False Count
Branch totals	s: 2 hits of 2 bra	anches = 100.00%	

```
Condition Coverage:
   Enabled Coverage
                     Bins Covered Misses Coverage
                            ----
                                            0 100.00%
   Conditions
                                     22
                             22
-----Condition Details-----
Condition Coverage for instance /FIFO top/dut --
 File FIFO.sv
-----Focused Condition View-----
        22 Item 1 (fifo if.wr en && (count < fifo if.FIFO DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%
                Input Term Covered Reason for no coverage Hint
              fifo if.wr en Y
 (count < fifo if.FIFO DEPTH)
    Rows: Hits FEC Target
                                              Non-masking condition(s)
-----
                                              -----
 Row 1: 1 fifo_if.wr_en_0 -
Row 2: 1 fifo_if.wr_en_1 (count < fifo_if.FIFO_DEPTH)
Row 3: 1 (count < fifo_if.FIFO_DEPTH)_0 fifo_if.wr_en
Row 4: 1 (count < fifo_if.FIFO_DEPTH)_1 fifo_if.wr_en
-----Focused Condition View-----
Line 41 Item 1 (fifo if.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%
    Input Term Covered Reason for no coverage Hint
 fifo if.rd en Y (count != 0) Y
    Rows: Hits FEC Target Non-masking condition(s)
 ------ ----- -----
 Row 1: 1 fifo_if.rd_en_0 -
Row 2: 1 fifo_if.rd_en_1 (count != 0)
Row 3: 1 (count != 0)_0 fifo_if.rd_en
```

```
Row 4: 1 (count != 0)_1 fifo if.rd en
 -----Focused Condition View-----
 Line 44 Item 1 (<u>fifo_if.empty</u> && <u>fifo_if.rd_en</u>)
 Condition totals: 2 of 2 input terms covered = 100.00%
      Input Term Covered Reason for no coverage Hint
     fifo_if.empty Y
   fifo if rd en
     Rows: Hits FEC Target Non-masking condition(s)
   Row 1: 1 fifo_if.empty_0 -
Row 2: 1 fifo_if.empty_1 fifo_if.rd_en
Row 3: 1 fifo_if.rd_en_0 fifo_if.empty
Row 4: 1 fifo_if.rd_en_1 fifo_if.empty
 -----Focused Condition View-----
           56 Item 1 ((~fifo if.rd en && fifo if.wr en) && ~fifo if.full)
 Condition totals: 3 of 3 input terms covered = 100.00%
      Input Term Covered Reason for no coverage Hint
   fifo if.rd en Y
fifo if.wr en Y
fifo if.full Y
    fifo if.full
      Rows: Hits FEC Target Non-masking condition(s)
  ______
   Row 1: 1 fifo_if.rd_en_0 (~fifo_if.full && fifo_if.wr_en)
Row 2: 1 fifo_if.rd_en_1 -
Row 3: 1 fifo_if.wr_en_0 ~fifo_if.rd_en
Row 4: 1 fifo_if.wr_en_1 (~fifo_if.full && ~fifo_if.rd_en)
Row 5: 1 fifo_if.full_0 (~fifo_if.rd_en && fifo_if.wr_en)
Row 6: 1 fifo_if.full_1 (~fifo_if.rd_en && fifo_if.wr_en)
```

```
-----Focused Condition View-----
Line 58 Item 1 ((<u>fifo_if.rd_en</u> && ~<u>fifo_if.wr_en</u>) && ~<u>fifo_if.empty</u>)
Condition totals: 3 of 3 input terms covered = 100.00%
      Input Term Covered Reason for no coverage Hint
                         Υ
  fifo if.rd en
  fifo if.wr en
                              Υ
  fifo if.empty
                         Υ
      Rows: Hits FEC Target Non-masking condition(s)
 -----

      Row
      1:
      1 fifo_if.rd_en_0
      -

      Row
      2:
      1 fifo_if.rd_en_1
      (~fifo_if.empty && ~fifo_if.wr_en)

      Row
      3:
      1 fifo_if.wr_en_0
      (~fifo_if.empty && fifo_if.rd_en)

      Row
      4:
      1 fifo_if.wr_en_1
      fifo_if.rd_en

      Row
      5:
      1 fifo_if.empty_0
      (fifo_if.rd_en && ~fifo_if.wr_en)

      Row
      6:
      1 fifo_if.empty_1
      (fifo_if.rd_en && ~fifo_if.wr_en)

-----Focused Condition View------
Line 60 Item 1 ((fifo if.rd en && fifo if.wr en) && fifo if.full)
Condition totals: 3 of 3 input terms covered = 100.00%
      Input Term Covered Reason for no coverage Hint
  fifo_if.rd_en Y
  fifo if.wr en
                                Υ
   fifo if.full
      Rows: Hits FEC Target Non-masking condition(s)
  Row 1: 1 fifo if.rd en 0
  Row 2: 1 fifo_if.rd_en_1 (fifo_if.full && fifo_if.wr_en)
Row 3: 1 fifo_if.wr_en_0 fifo_if.rd_en
Row 4: 1 fifo_if.wr_en_1 (fifo_if.full && fifo_if.rd_en)
Row 5: 1 fifo_if.full_0 (fifo_if.rd_en && fifo_if.wr_en)
  Row 6:
                        1 fifo if.full 1
                                                             (fifo if.rd en && fifo if.wr en)
```

```
-----Focused Condition View------
Line 62 Item 1 ((fifo if.rd en && fifo if.wr en) && fifo if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%
    Input Term Covered Reason for no coverage Hint
 fifo if.rd en Y
fifo if.wr en Y
 fifo if.empty
    Rows: Hits FEC Target Non-masking condition(s)
 ______
 Row 1: 1 fifo_if.rd_en_0 -
Row 2: 1 fifo_if.rd_en_1 (fifo_if.empty && fifo_if.wr_en)
Row 3: 1 fifo_if.wr_en_0 fifo_if.rd_en
Row 4: 1 fifo_if.wr_en_1 (fifo_if.empty && fifo_if.rd_en)
Row 5: 1 fifo_if.empty_0 (fifo_if.rd_en && fifo_if.wr_en)
Row 6: 1 fifo_if.empty_1 (fifo_if.rd_en && fifo_if.wr_en)
-----Focused Condition View-----
Line 67 Item 1 (count == fifo if.FIFO DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%
                    Input Term Covered Reason for no coverage
                   -----
 (count == fifo_if.FIFO_DEPTH) Y
    Rows: Hits FEC Target
                                                      Non-masking condition(s)
                     FEC Target
 Row 1: 1 (count == fifo_if.FIFO_DEPTH)_0 -
 Row 2:
                 1 (count == fifo if.FIFO DEPTH)_1 -
```

```
-----Focused Condition View-----
Line 68 Item 1 (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 (count == 0) Y
    Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 (count == 0)_0
Row 2: 1 (count == 0)_1
-----Focused Condition View-----
Line 69 Item 1 (count == (fifo_if.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%
                     Input Term Covered Reason for no coverage Hint
                     -----
 (count == (fifo_if.FIFO_DEPTH - 1))
   Rows: Hits FEC Target
                                                  Non-masking condition(s)
 Row 1: 1 (count == (fifo_if.FIFO_DEPTH - 1))_0 -
               1 (count == (fifo if.FIFO DEPTH - 1)) 1 -
-----Focused Condition View-----
Line 70 Item 1 (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 (count == 1) Y
   Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 (count == 1)_0
Row 2: 1 (count == 1)_1
```

```
Directive Coverage:
                                        12
    Directives
                                                   12
                                                                    100.00%
DIRECTIVE COVERAGE:
Name
                                              Design Design Lang File(Line)
                                                                                       Hits Status
                                              Unit UnitType
/FIFO_top/dut/c_IsFullEmpty
                                              FIFO
                                                   Verilog SVA FIFO.sv(196)
                                                                                        953 Covered
                                              FIFO
                                                      Verilog SVA FIFO.sv(199)
/FIFO_top/dut/c_IsEmpty
                                                                                        188 Covered
/FIFO top/dut/c IsNotEmpty
                                              FIFO
                                                     Verilog SVA FIFO.sv(202)
                                                                                        765 Covered
/FIFO top/dut/c_IsAlmostEmpty
                                              FIFO Verilog SVA FIFO.sv(205)
                                                                                        264 Covered
/FIFO top/dut/c IsFull
                                              FIFO Verilog SVA FIFO.sv(208)
                                                                                         10 Covered
/FIFO top/dut/c IsNotFull
                                              FIFO
                                                     Verilog SVA FIFO.sv(211)
                                                                                        943 Covered
/FIFO_top/dut/c_IsAlmostFull
                                                     Verilog SVA FIFO.sv(214)
                                                                                         19 Covered
                                              FIFO
/FIFO_top/dut/c_IsOverflow
                                                     Verilog SVA FIFO.sv(217)
                                                                                          5 Covered
                                              FIFO
                                                      Verilog SVA FIFO.sv(220)
/FIFO_top/dut/c_IsUnderflow
                                                                                         90 Covered
                                              FIFO
                                                      Verilog SVA FIFO.sv(223)
/FIFO top/dut/c IsWriteAck
                                              FIFO
                                                                                        455 Covered
/FIFO top/dut/c wr ptr wrap
                                              FIFO
                                                      Verilog SVA FIFO.sv(226)
                                                                                         38 Covered
/FIFO top/dut/c rd ptr wrap
                                              FIFO
                                                      Verilog SVA FIFO.sv(229)
                                                                                         30 Covered
Statement Coverage:
   Enabled Coverage
                                    Hits
                                          Misses Coverage
                                    40
                                            0 100.00%
   Statements
                            40
Statement Coverage for instance /FIFO_top/dut --
   Line
              Item
                                   Count
                                            Source
 File FIFO.sv
   8
                                            module FIFO(IFIFO.DUT fifo if);
   9
                                              localparam max fifo addr = $clog2(fifo if.FIFO_DEPTH);
   10
   11
                                              reg [fifo if.FIFO WIDTH - 1 : 0] mem [fifo if.FIFO DEPTH - 1 : 0];
   12
   13
                                              reg [max fifo addr - 1 : 0] wr ptr, rd ptr;
                                              reg [max_fifo_addr:0] count;
   14
   15
                                    1048
                                              always @(posedge\ fifo\ if.clk\ or\ negedge\ fifo\ if.rst\ n) begin
   16
                1
   17
                                                     if (!fifo if.rst n) begin
                                      95
   18
                1
                                                           wr ptr <= 0;
   19
                1
                                      95
                                                           fifo if.wr ack <= 0;</pre>
   20
                1
                                      95
                                                           fifo if.overflow <= 0;</pre>
   21
                                                     end
   22
                                                     else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
   23
                1
                                     474
                                                           mem[wr_ptr] <= fifo_if.data_in;</pre>
   24
                                     474
                                                           fifo if.wr ack <= 1;</pre>
   25
                                     474
                                                           wr ptr <= wr ptr + 1;
   26
                                                     end
   27
                                                     else begin
   28
                1
                                     479
                                                           fifo if.wr ack <= 0;
   29
                                                           if (fifo if.full & fifo if.wr en)
   30
                1
                                      5
                                                                  fifo if.overflow <= 1;</pre>
   31
   32
                                     474
                                                                  fifo if.overflow <= 0;
                1
   33
                                                     end
```

end

34

```
always @(posedge fifo if.clk or negedge fifo if.rst_n) begin if (!fifo_if.rst_n) begin
  36
37
                                                              1048
                                                                                                        rd_ptr <= 0;
fifo_if.underflow <= 0;
  38
39
                                                                 95
 40
  41
42
                                                                                            else if (fifo if.rd en && count != 0) begin
                                                                                            fifo if.data out <= mem[rd ptr];
  rd ptr <= rd ptr + 1;
end else if (fifo if.empty && fifo if.rd en) begin</pre>
                                                                387
  43
44
                                                                387
 45
46
                          1
                                                                 93
                                                                                                       fifo if.underflow <= 1;</pre>
                                                                                            end else begin
 47
                                                               473
                                                                                                       fifo if.underflow <= 0;</pre>
  49
                                                                                end
  50
51
                                                                               always @(posedge fifo if.clk or negedge fifo if.rst_n) begin
    if (!fifo if.rst_n) begin
                          1
                                                               941
  53
54
55
                          1
                                                                 95
                                                                                                        count <= 0:
                                                                                            else begin
  56
57
                                                                                                                    ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full)
                                                               236
                                                                                                                    count <= count + 1;
                                                                                                        else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
  58
59
                                                               197
                                                                                                                   count <= count - 1;
                                                                                                       count <= count - 1; fig if.rd_en) == 2'b11) && fifo if.full)
count <= count - 1;
else if ( ({fifo if.wr_en, fifo if.rd_en} == 2'b11) && fifo if.empty)
count <= count + 1;</pre>
  60
  61
  62
                                                                 51
  64
                                                                                            end
                                                                                end
 66
                                                                               assign fifo if.full = (count == fifo if.FIFO DEPTH)? 1 : 0;
assign fifo if.empty = (count == 0)? 1 : 0;
assign fifo if.almostfull = (count == fifo if.FIFO DEPTH - 1)? 1 : 0;
assign fifo if.almostempty = (count == 1)? 1 : 0;
                                                               525
  68
                                                               525
  69
70
                                                               525
                                                               525
  71
  72
  73
74
                                                                                           property IsFullEmpty;
@(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) !(fifo_if.full && fifo_if.empty);
                                                                                            endproperty
 75
76
77
                                                                             property <u>lstmpty;</u>
@(posedge fifo_if.clk) disable iff (!fifo_if.rst_m) count == 0 |-> fifo_if.empty == 1;
endproperty
 78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
                                                                             property ISNOTEmpty; \#(\text{posedge fifo if.clk}) disable \inf (|fifo if.rst_n|) count |= 0 |-> \inf of if.empty == 0; endproperty
                                                                             property IsAlmostEmpty;
    @(posedge fifo if.clk) disable iff (!fifo if.rst_n) count == 1 |-> fifo if.almostempty == 1;
                                                                             endproperty
                                                                             ## (Cosedge fifo_if.clk) disable iff (\fifo_if.rst_n) count == fifo_if.FIFO_DEPTH |-> fifo_if.full == 1; endproperty
                                                                             property IsNotFull;
@(possedge fifo_if.clk) disable iff (!fifo_if.rst_n) count != fifo_if.FIFO_DEPTH |-> fifo_if.full == 0;
endproperty
                                                                            property IsAlmostFull;
    @(posedge fifo if.clk) disable iff (|fifo if.rst_n) count == fifo if.FIFO_DEPTH - 1 |-> fifo if.almostfull == 1;
                                                                             ## (Fifo if.rst n) (fifo if.full 8& fifo if.wr en) |-> fifo if.overflow == 1; endproperty
 102
 103
104
                                                                             property IsUnderflow;
@(posedge fifo_if.clk) disable iff (!fifo_if.rst_n) (fifo_if.empty && fifo_if.rd_en) |=> fifo_if.underflow == 1;
endproperty
 105
106
107
108
109
110
111
                                                                             property IsWriteAck;
    @(posedge fifo if.clk) disable iff (!fifo if.rst_n) (!fifo if.full && fifo if.wr_en) |=> fifo if.wr_ack == 1;
                                                                             endproperty
 112
 113
                                                                             property wr ptr wrap;
                                                                                       y wr_ptr_wrap;
@(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
(!fifo_if.full_&& fifo_if.wr_en && wr_ptr == fifo_if.EIFO_DEPTH - 1) |=> wr_ptr == 0;
 114
 115
116
                                                                             endproperty
```

```
117
                                                        118
119
120
121
122
123
                                      283
                                                        always_comb begin
                                                               if (!fifo_if.rst_n) begin
124
125
126
127
                                                                       a reset empty: assert final(fifo if.empty == 1);
                                                        end
128
129
                                                        always_comb begin
    if (!fifo_if.rst_n) begin
        a_reset_full: assert_final(fifo_if.full == 0);
130
131
132
133
                                                        end
134
135
136
                                                        always comb begin
if (!fifo_if.rst_n) begin
               1
                                      380
                                                                     a_reset_almostempty: assert final(fifo_if.almostempty == 0);
137
138
139
140
                                                        end
                                                        always comb begin
    if (!fifo_if.rst_n) begin
        a_reset_almostfull: assert_final(fifo_if.almostfull == 0);
141
142
143
               1
                                      114
144
144
145
146
147
148
149
                                       98
                                                        <u>always_comb</u> begin
                                                                150
                                                               end
150
151
152
153
154
155
                                                        end
                                                        always comb begin
               1
                                      230
                                                                if (!fifo if.rst_n) begin
    a_reset_underflow: assert final(fifo_if.underflow == 0);
156
 158
                                                                      always_comb begin
                                                573
 159
                   1
                                                                               if (!fifo if.rst n) begin
 160
 161
                                                                                        a reset wr ack: assert final(fifo if.wr ack == 0);
 162
                                                                               end
 163
                                                                      end
 164
                                                                      always_comb begin
                                                603
 165
                   1
                                                                               if (!fifo_if.rst_n) begin
 166
 167
                                                                                        a reset wr ptr: assert final(wr ptr == 0);
 168
                                                                               end
 169
                                                                      end
 170
                                                                      always_comb begin
 171
                                                512
                   1
                                                                               if (!fifo if.rst n) begin
 172
 173
                                                                                        a reset rd ptr: assert final(rd ptr == 0);
 174
                                                                               end
                                                                      end
 175
 176
                                                                      always_comb begin
 177
                   1
                                                615
 178
                                                                               if (!fifo if.rst_n) begin
 179
                                                                                        a reset count: assert final(count == 0);
                                                                               end
 180
 181
                                                                      end
 182
                                                                      always_comb begin
 183
                   1
                                                513
 184
                                                                               a wr ptr threshold: assert final(wr ptr < fifo if.FIFO DEPTH);</pre>
 185
                                                                      end
 186
                                                                      always_comb begin
                   1
 187
                                                422
                                                                               a rd ptr threshold: assert final(rd ptr < fifo if.FIFO DEPTH);
 188
 189
 190
 191
                                                525
                                                                      <u>always_comb</u> begin
```

Toggle Coverage: Enabled Coverage Toggles	Bins 20	Hits 20	Misses 0	Coverag	-	
	=====Toggle De	etails====		======		===
Toggle Coverage for instan	ce / <u>FIFO_top</u> /du	<u>ıt</u>				
		Node	1H-	>0L	0L->1H	"Coverage"
	C	ount[3-0]		1	1	100.00
	<u>n</u> g	_ptr[2-0]		1	1	100.00
	wr	ptr[2-0]		1	1	100.00
Total Node Count =	10					
Toggled Node Count =	10					
Untoggled Node Count =	Ø					
Toggle Coverage =	100.00% (20 of	20 bins)				

oggle Coverage: Enabled Coverage		В	ins	Hits	Misses	Covera	ge	
Togglos		-	06	 86	0	100.00		
Toggles			86	80	0	100.00	0/6	
		===Tog	gle Deta	ails====	======	======		===
oggle Coverage for i	instance	/FIFO	top/fif	o_if				
				Node	1H-	>0L	0L->1H	"Coverage
			almo	ostempty		1	1	100.0
			alı	mostfull		1	1	100.0
				clk		1	1	100.0
			data_	in[15-0]		1	1	100.0
			data_o	ut[15-0]		1	1	100.0
				empty		1	1	100.0
				full		1	1	100.0
			(overflow		1	1	100.0
				<u>rd_en</u>		1	1	100.0
				<u>rst_n</u>		1	1	100.0
			uı	nderflow		1	1	100.0
				<u>wr_ack</u>		1	1	100.0
				wr_en		1	1	100.0
otal Node Count	=	43						
ggled Node Count	=	43						
ntoggled Node Count	=	0						