

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
1) LDA Address	ACC ← Memory [Address]	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> , CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>5</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>6</sub>	MAR ← MDR	E <sub>MDR</sub> , L <sub>MAR</sub>	08 80 00 00 00
			T <sub>7</sub>	MDR ← RAM[MAR]	R	04 00 00 00 00
			T <sub>8</sub>	ACC ← MDR	E <sub>MDR</sub> , L <sub>A</sub> , CTR <sub>R</sub>	00 84 00 00 40
2) STA Address	Memory [Address] ← ACC	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> , CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>5</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>6</sub>	MAR ← MDR	E <sub>MDR</sub> , L <sub>MAR</sub>	08 80 00 00 00
			T <sub>7</sub>	MDR ← ACC	E <sub>A</sub> , L <sub>MDR</sub>	01 02 00 00 00
			T <sub>8</sub>	RAM[MAR] ← MDR	W, CTR <sub>R</sub>	02 00 00 00 40
3) MOV ACC, B	ACC ← B	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> , CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	ACC ← B	L <sub>A</sub> , E <sub>B</sub> , CTR <sub>R</sub>	00 04 00 80 40

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
4) MOV B, ACC	$B \leftarrow \text{ACC}$	Fetch	$T_1$	$\text{MAR} \leftarrow \text{PC}$	$E_{PC}, L_{MAR}$	18 00 00 00 00
			$T_2$	$\text{MDR} \leftarrow \text{RAM}[\text{MAR}]$ $\text{PC} \leftarrow \text{PC}+1$	$R,$ $C_p$	44 00 00 00 00
			$T_3$	$\text{IR} \leftarrow \text{MDR}$	$E_{MDR}, L_{IR1},$ $\text{CTR}_L$	00 C0 00 00 80
		Execution	$T_4$	$B \leftarrow \text{ACC}$	$L_B, E_A, \text{CTR}_R$	00 02 01 00 40
5) MOV ACC, immediate	$\text{ACC} \leftarrow \text{immediate}$	Fetch	$T_1$	$\text{MAR} \leftarrow \text{PC}$	$E_{PC}, L_{MAR}$	18 00 00 00 00
			$T_2$	$\text{MDR} \leftarrow \text{RAM}[\text{MAR}]$ $\text{PC} \leftarrow \text{PC}+1$	$R,$ $C_p$	44 00 00 00 00
			$T_3$	$\text{IR} \leftarrow \text{MDR}$	$E_{MDR}, L_{IR1},$ $\text{CTR}_L$	00 C0 00 00 80
		Execution	$T_4$	$\text{MAR} \leftarrow \text{PC}$	$E_{PC}, L_{MAR}$	18 00 00 00 00
			$T_5$	$\text{MDR} \leftarrow \text{RAM}[\text{MAR}]$ $\text{PC} \leftarrow \text{PC}+1$	$R,$ $C_p$	44 00 00 00 00
			$T_6$	$\text{ACC} \leftarrow \text{MDR}$	$L_A, E_{MDR},$ $\text{CTR}_R$	00 84 00 00 40
6) IN	$\text{ACC} \leftarrow \text{input}$	Fetch	$T_1$	$\text{MAR} \leftarrow \text{PC}$	$E_{PC}, L_{MAR}$	18 00 00 00 00
			$T_2$	$\text{MDR} \leftarrow \text{RAM}[\text{MAR}]$ $\text{PC} \leftarrow \text{PC}+1$	$R,$ $C_p$	44 00 00 00 00
			$T_3$	$\text{IR} \leftarrow \text{MDR}$	$E_{MDR}, L_{IR1},$ $\text{CTR}_L$	00 C0 00 00 80
		Execution	$T_4$	$\text{ACC} \leftarrow \text{IN}$	$L_A, E_{IN}, \text{CTR}_R$	80 04 00 00 40
7) OUT	$\text{output} \leftarrow \text{ACC}$	Fetch	$T_1$	$\text{MAR} \leftarrow \text{PC}$	$E_{PC}, L_{MAR}$	18 00 00 00 00
			$T_2$	$\text{MDR} \leftarrow \text{RAM}[\text{MAR}]$ $\text{PC} \leftarrow \text{PC}+1$	$R,$ $C_p$	44 00 00 00 00
			$T_3$	$\text{IR} \leftarrow \text{MDR}$	$E_{MDR}, L_{IR1},$ $\text{CTR}_L$	00 C0 00 00 80
		Execution	$T_4$	$\text{OUT} \leftarrow \text{ACC}$	$L_O, E_A, \text{CTR}_R$	00 02 00 01 40

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
8) ADD B	$ACC \leftarrow ACC+B$	Fetch	T <sub>1</sub>	$MAR \leftarrow PC$	$E_{PC}, L_{MAR}$	18 00 00 00 00
			T <sub>2</sub>	$MDR \leftarrow RAM[MAR]$ $PC \leftarrow PC+1$	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	$IR \leftarrow MDR$	$E_{MDR}, L_{IR1}$ CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	$TEMP \leftarrow B$	$L_{TEMP}, E_B,$ E <sub>ADD</sub>	00 00 44 80 00
			T <sub>5</sub>	$ACC \leftarrow ACC+TEMP$ $FLAGS \leftarrow C,Z$	$E_{ALU}, L_A, L_{FLAG}$ CTR <sub>R</sub>	00 04 80 08 40
9) ADC B	$ACC \leftarrow ACC+B+C$	Fetch	T <sub>1</sub>	$MAR \leftarrow PC$	$E_{PC}, L_{MAR}$	18 00 00 00 00
			T <sub>2</sub>	$MDR \leftarrow RAM[MAR]$ $PC \leftarrow PC+1$	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	$IR \leftarrow MDR$	$E_{MDR}, L_{IR1}$ CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	$IR \leftarrow FLAGS$	$L_{IR2}, E_{FLAGS}$	00 20 00 02 00
			T <sub>5</sub>	$TEMP \leftarrow B$ $C_{IN} \leftarrow IR_C$	$L_{TEMP}, E_B$ SADD, E <sub>ADD</sub>	00 00 44 80 08
			T <sub>6</sub>	$ACC \leftarrow ACC+TEMP+C$ $FLAGS \leftarrow C,Z$	$E_{ALU}, L_A,$ $L_{FLAGS},$ CTR <sub>R</sub>	00 04 80 08 40
10) SUB B	$ACC \leftarrow ACC-B$	Fetch	T <sub>1</sub>	$MAR \leftarrow PC$	$E_{PC}, L_{MAR}$	18 00 00 00 00
			T <sub>2</sub>	$MDR \leftarrow RAM[MAR]$ $PC \leftarrow PC+1$	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	$IR \leftarrow MDR$	$E_{MDR}, L_{IR1}$ CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	$TEMP \leftarrow B$	$L_{TEMP}, E_B,$ E <sub>SUB</sub>	00 00 24 80 00
			T <sub>5</sub>	$ACC \leftarrow ACC-TEMP$ $FLAGS \leftarrow C,Z$	$E_{ALU}, L_A, L_{FLAG}$ CTR <sub>R</sub>	00 04 80 08 40

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
11) SBB B	ACC $\leftarrow$ ACC-B-C	Fetch	T <sub>1</sub>	MAR $\leftarrow$ PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR $\leftarrow$ RAM[MAR] PC $\leftarrow$ PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR $\leftarrow$ MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	IR $\leftarrow$ FLAGS	L <sub>IR2</sub> , E <sub>FLAGS</sub>	00 20 00 02 00
			T <sub>5</sub>	TEMP $\leftarrow$ B C <sub>IN</sub> $\leftarrow$ IR <sub>C</sub>	L <sub>TEMP</sub> , E <sub>B</sub> SADD, E <sub>SUB</sub>	00 00 24 80 08
			T <sub>6</sub>	ACC $\leftarrow$ ACC-TEMP-C FLAGS $\leftarrow$ C,Z	E <sub>ALU</sub> , L <sub>A</sub> , L <sub>FLAGS</sub> CTR <sub>R</sub>	00 04 80 08 40
12) ADC immediate	ACC $\leftarrow$ ACC + immediate + C	Fetch	T <sub>1</sub>	MAR $\leftarrow$ PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR $\leftarrow$ RAM[MAR] PC $\leftarrow$ PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR $\leftarrow$ MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR $\leftarrow$ PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>5</sub>	MDR $\leftarrow$ RAM[MAR] PC $\leftarrow$ PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>6</sub>	IR $\leftarrow$ FLAGS	L <sub>IR2</sub> , E <sub>FLAGS</sub>	00 20 00 02 00
			T <sub>7</sub>	TEMP $\leftarrow$ MDR C <sub>IN</sub> $\leftarrow$ IR <sub>C</sub>	E <sub>MDR</sub> , L <sub>TEMP</sub> SADD, E <sub>ADD</sub>	00 80 44 00 08
			T <sub>8</sub>	ACC $\leftarrow$ ACC + TEMP+C FLAGS $\leftarrow$ C,Z	E <sub>ALU</sub> , L <sub>A</sub> , L <sub>FLAGS</sub> CTR <sub>R</sub>	00 04 80 08 40

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
13) SBB immediate	ACC ← ACC - immediate - C	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>5</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>6</sub>	IR ← FLAGS	L <sub>IR2</sub> , E <sub>FLAGS</sub>	00 20 00 02 00
			T <sub>7</sub>	TEMP ← MDR C <sub>IN</sub> ← IR <sub>C</sub>	E <sub>MDR</sub> , L <sub>TEMP</sub> SADD, E <sub>SUB</sub>	00 80 24 00 08
			T <sub>8</sub>	ACC ← ACC - TEMP - C FLAGS ← C, Z	E <sub>ALU</sub> , L <sub>A</sub> , L <sub>FLAGS</sub> CTR <sub>R</sub>	00 04 80 08 40
14) CMP B	ACC Unchanged; FLAGS changed accordingly	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	TEMP ← B	L <sub>TEMP</sub> , E <sub>B</sub> , E <sub>SUB</sub>	00 00 24 80 00
			T <sub>5</sub>	FLAGS ← ALU	L <sub>FLAGS</sub> , E <sub>ALU</sub> CTR <sub>R</sub>	00 00 80 08 40
15) XCHG	ACC ↔ B	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	TEMP ← B	L <sub>TEMP</sub> , E <sub>B</sub>	00 00 04 80 00
			T <sub>5</sub>	B ← ACC	L <sub>B</sub> , E <sub>A</sub>	00 02 01 00 00
			T <sub>6</sub>	ACC ← TEMP	L <sub>A</sub> , E <sub>TEMP</sub> CTR <sub>R</sub>	00 04 02 00 40

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
16) JC address	Jumps if C=1	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>5</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>6</sub>	IR(6,7) ← FLAGS	E <sub>FLAGS</sub> , L <sub>IR2</sub>	00 20 00 02 00
			T <sub>7</sub>	MUX C determine	CTR <sub>C</sub>	00 00 00 00 20
			T <sub>8</sub>	PC ← MDR	E <sub>MDR</sub> , L <sub>PC</sub> CTR <sub>R</sub>	20 80 00 00 40
44 17) JE address	Jumps if Z=1	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>5</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>6</sub>	IR(6,7) ← FLAGS	E <sub>FLAGS</sub> , L <sub>IR2</sub>	00 20 00 02 00
			T <sub>7</sub>	MUX Z determine	CTR <sub>Z</sub>	00 00 00 00 10
			T <sub>8</sub>	PC ← MDR	E <sub>MDR</sub> , L <sub>PC</sub> CTR <sub>R</sub>	20 80 00 00 40

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
18) PUSH	STACK ← ACC	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MDR ← ACC SP ← SP-1	L <sub>MDR</sub> , E <sub>A</sub> D <sub>SP</sub>	01 02 00 10 00
			T <sub>5</sub>	MAR ← SP	L <sub>MAR</sub> , E <sub>SP</sub>	08 00 00 40 00
			T <sub>6</sub>	RAM[MAR] ← MDR	W CTR <sub>R</sub>	02 00 00 00 40
19) POP	ACC ← STACK	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR ← SP	L <sub>MAR</sub> , E <sub>SP</sub>	08 00 00 40 00
			T <sub>5</sub>	MDR ← RAM[MAR] SP ← SP+1	R, U <sub>SP</sub>	04 00 00 20 00
			T <sub>6</sub>	ACC ← MDR	L <sub>A</sub> , E <sub>MDR</sub> CTR <sub>R</sub>	00 84 00 00 40

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
20) CALL Address	Calls subroutine	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MDR(0-4) ← ACC MDR(6-7) ← FLAG SP ← SP-1	L <sub>MDR</sub> , E <sub>A</sub> , E <sub>FLAGS</sub>  D <sub>SP</sub>	01 02 00 12 00
			T <sub>5</sub>	MAR ← SP	L <sub>MAR</sub> , E <sub>SP</sub>	08 00 00 40 00
			T <sub>6</sub>	RAM[MAR] ← MDR	W	02 00 00 00 00
			T <sub>7</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>8</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>9</sub>	TEMP ← MDR SP ← SP-1	L <sub>TEMP</sub> , E <sub>MDR</sub> , D <sub>SP</sub>	00 80 04 10 00
			T <sub>10</sub>	MDR ← PC	L <sub>MDR</sub> , E <sub>PC</sub>	11 00 00 00 00
			T <sub>11</sub>	MAR ← SP	L <sub>MAR</sub> , E <sub>SP</sub>	08 00 00 40 00
			T <sub>12</sub>	RAM[MAR] ← MDR	W	02 00 00 00 00
			T <sub>13</sub>	PC ← TEMP	L <sub>PC</sub> , E <sub>TEMP</sub> CTR <sub>R</sub>	20 00 02 00 40



Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
21) RET	Returns to caller from current subroutine	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR ← SP	L <sub>MAR</sub> , E <sub>SP</sub>	08 00 00 40 00
			T <sub>5</sub>	MDR ← RAM[MAR] SP ← SP+1	R U <sub>SP</sub>	04 00 00 20 00
			T <sub>6</sub>	PC ← MDR	L <sub>PC</sub> , E <sub>MDR</sub>	20 80 00 00 00
			T <sub>7</sub>	MAR ← SP	L <sub>MAR</sub> , E <sub>SP</sub>	08 00 00 40 00
			T <sub>8</sub>	MDR ← RAM[MAR] SP ← SP+1	R, U <sub>SP</sub>	04 00 00 20 00
			T <sub>9</sub>	ACC ← MDR(0-4) FLAGS ← MDR(6-7)	L <sub>A</sub> , E <sub>MDR</sub> , L <sub>FLAGS</sub> CTR <sub>R</sub>	00 84 00 08 40
22) JMP address	Jumps to address	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR ← PC	L <sub>MAR</sub> , E <sub>PC</sub>	18 00 00 00 00
			T <sub>5</sub>	MDR ← RAM[MAR]	R	04 00 00 00 00
			T <sub>6</sub>	PC ← MDR	L <sub>PC</sub> , E <sub>MDR</sub> CTR <sub>R</sub>	20 80 00 00 40
23) HLT	Halts execution	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	Stops clock	HLT, CTR <sub>R</sub>	00 00 00 00 44

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
24) NOP	No operation	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	Do nothing	CTR <sub>R</sub>	00 00 00 00 40
25) STZ	Z ← 1	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	FLAGS ← SET_ZF_BUF (1)	SET_ZF, E_SET_ZF, L_FLAG_Z CTR <sub>R</sub>	00 18 00 04 40
26) CLZ	Z ← 0	Fetch	T <sub>1</sub>	MAR ← PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR ← RAM[MAR] PC ← PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR ← MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	FLAGS ← SET_ZF_BUF (0)	E_SET_ZF, L_FLAG_Z CTR <sub>R</sub>	00 08 00 04 40

Instruction	Macro Instruction	Cycle	T-States	Micro Instructions	Active Bits	CON
27) AND immediate	ACC $\leftarrow$ ACC & immediate	Fetch	T <sub>1</sub>	MAR $\leftarrow$ PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR $\leftarrow$ RAM[MAR] PC $\leftarrow$ PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR $\leftarrow$ MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR $\leftarrow$ PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>5</sub>	MDR $\leftarrow$ RAM[MAR] PC $\leftarrow$ PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>6</sub>	TEMP $\leftarrow$ MDR	L <sub>TEMP</sub> , E <sub>MDR</sub> , E <sub>AND</sub>	00 80 14 00 00
			T <sub>7</sub>	ACC $\leftarrow$ ACC & TEMP FLAGS $\leftarrow$ C,Z	E <sub>ALU</sub> , L <sub>A</sub> , L <sub>FLAGS</sub> CTR <sub>R</sub>	00 04 80 08 40
28) OR[address]	ACC $\leftarrow$ ACC   Memory [address]	Fetch	T <sub>1</sub>	MAR $\leftarrow$ PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>2</sub>	MDR $\leftarrow$ RAM[MAR] PC $\leftarrow$ PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>3</sub>	IR $\leftarrow$ MDR	E <sub>MDR</sub> , L <sub>IR1</sub> CTR <sub>L</sub>	00 C0 00 00 80
		Execution	T <sub>4</sub>	MAR $\leftarrow$ PC	E <sub>PC</sub> , L <sub>MAR</sub>	18 00 00 00 00
			T <sub>5</sub>	MDR $\leftarrow$ RAM[MAR] PC $\leftarrow$ PC+1	R, C <sub>p</sub>	44 00 00 00 00
			T <sub>6</sub>	MAR $\leftarrow$ MDR	L <sub>MAR</sub> , E <sub>MDR</sub>	08 80 00 00 00
			T <sub>7</sub>	MDR $\leftarrow$ RAM[MAR]	R	04 00 00 00 00
			T <sub>8</sub>	TEMP $\leftarrow$ MDR	L <sub>TEMP</sub> , E <sub>MDR</sub> , E <sub>OR</sub>	00 80 0C 00 00
			T <sub>9</sub>	ACC $\leftarrow$ ACC   TEMP FLAGS $\leftarrow$ C,Z	E <sub>ALU</sub> , L <sub>A</sub> , L <sub>FLAGS</sub> CTR <sub>R</sub>	00 04 80 08 40