

CSE404


# Digital Systems Design Sessional

# **Design of 4-bit SAP**

Section	B1
Group No.	03
Writer's Roll	1205016
Writer's Name	Rashid Abid Rafi
Group Members	1205016
	1205026
	1205028
	1205034
	1205052
Date of Submission:	15 November 2016

#### **General Discussion & BLOCK DIAGRAM:**


- Address BUS 8bit
- DATA bus 4 bit
- All data loading from BUS are sequential (L<sub>sth</sub>) and all data emitting to BUS are combinational (E<sub>sth</sub>) (e.g: sth= MAR,MDR,IR etc.)
- The machine is edge triggered and both falling edge and rising edge are used in specific cases to perform specific purposes to avoid race conditions.




# **Input Register:**

It is unidirectional with the bus: it only gives its data to the bus. That's why only  $E_{\text{IN}}$ . The task of input register is to take user input and pass the data to Accumulator via bus.

It is a data register, so only 4 bit transaction will suffice.



INPUT REGISTER



INPUT REGISTER CHILD

#### **PROGRAM COUNTER (PC):**

PC is bidirectional with the bus.  $L_{PC}$  loads data from the bus in a clock cycle and  $E_{PC}$  lets it emit his data to the bus.


PC is an address register. That's why it performs transactions in 8 bit.


There is a special bit PC\_SP\_SETUP in the design. There is a reason it is there. Eventually, when we will discover our RAM, we will see that the RAM stores data from the  $1^{st}$  address instead of  $0^{th}$  address. For this reason, PC is incremented by 1 forcefully at the beginning of running any program.

So, the incrementing needs a choice:

- i) PC gets incremented by one at the beginning of the program by turning PC SP SETUP 1 forcefully.
- ii) PC gets incremented when  $C_P$  is 1 at the time of program running.

The MUX in this design selects between these two choices.







## **MAR (Memory Address Register):**

It is unidirectional with the bus: it only loads data from the bus. That's why only  $L_{\text{MAR}}$ .

The part of MAR with RAM is combinational. That means, whenever there is a data in MAR, RAM points to that address in the same clock cycle.

It is also an address register, hence 8 bit transaction.





#### **RAM (Random Access Memory):**

Our address bit is 8 bit. So, we need to implement a 256x8 RAM.


There is no connection of BUS with RAM directly. In fact, the design was specific about this not to have any direct connection with the BUS. For this reason, the two registers: MAR & MDR are used.


The whole design constitutes of two parts:

- i) Uploader/Boot-Loader: When Up\_INIT is on, with every clock pulse at UP\_INIT\_CLK, the assembly program, which the PC is about to run, pre-saved in the EPROM in the form of Machine Language gets loaded byte by byte and written into RAM.
- ii) Normal Read/Write Operation: Only after the whole assembly program is loaded into RAM, typical read/write operations starts according to the CLK and R\_RAM, W RAM bit.

#### **Functionality:**

- Read Operation: When there is CE(Chip Enable) on and WE(Write Enable) off, provided that OE(output Enable) always remains on, a read operation happens. It reads the data from the address AO-A7 and outputs data into the DO-D7 pins.
- Write Operation: When there is CE(Chip Enable) on and WE(Write Enable) on, provided that OE(output Enable) always remains on, a write operation happens.
   It writes the data from the data pins D0-D7 into the address specified in A0-A7 pins.
- MUX: The ram operates to serve two purposes. One is for boot-loading the program and the other is the normal read/write operation. For this choice making, a MUX is used along with proper combinational logic to control the RAM.






## **MDR (Memory Data Register):**

MDR is bidirectional with the bus. That's why L<sub>MDR</sub> & E<sub>MDR</sub>.

It can contain 4 bit data or 8 bit address as a data, too. That's why it is 8 bit register.

MDR is bidirectional with RAM, too.

- i) When R\_RAM is on, MDR reads data from RAM and stores within. It needs a clock cycle.
- ii) When W\_RAM is on, MDR writes its data at RAM at the address pointed by MAR. It needs a clock cycle.




## IR (Instruction Register):

It is unidirectional with the bus. It only loads data from bus.

- i) L\_IR1 loads 6 bit from bus. The first 5 bit(bit0-bit4) is the opcode.
- ii) L\_IR2 loads 2 bit from bus. These are the two flag bits: Carry Flag(bit6) and the Zero Flag (MSB or bit7).


It has a combinational connection with the CONTROLLER. That means, it passes its 8 bit data directly to the controller.




# **SET ZF BUF (Set Zero Flag Buffer):**

It is a tri-state buffer. Its job is to set/ clear the W7 bit (MSB) of bus.

It is a buffer, so unidirectional with the bus and hence  $E_{\text{SET\_ZF\_BUF}}$ 







## **ACCUMULATOR:**

It is bi-directional with the bus. Hence, L<sub>A</sub> & E<sub>A</sub>.

It has a combinational connection with the ALU. That means, whenever there is data in Accumulator, it passes to ALU in the same clock cycle.

It is a data register, hence 4 bit transaction.






#### **ALU (Arithmetic Logic Unit):**

The design is called 4-bit PC because our ALU operates on 4 bit data. There are direct connections from Accumulator & Temp Reg to ALU. That means, as soon as the data in these two updates, ALU performs its operation according to its control bits.

- i) E<sub>ALU</sub> lets ALU emit its data to bus
- ii)  $E_{ADD}$  &  $E_{SUB}$  performs the arithmetic operation.
- iii)  $E_{AND}$  &  $E_{OR}$  performs the logical operation.

If we notice, we can see that there is no direct connection from ALU to FLAG Register. That means, whenever ALU performs an operation, the corresponding flags are to set by us manually. For this reason, ALU computes the flags each time an operation happens and it sends them in W6-W7 (Carry Flag and Zero Flag respectively), whereas the computed 4 bit data is sent to W0-W3.




## **TEMP Register:**

It is bidirectional with the bus, hence L<sub>TEMP</sub> & E<sub>TEMP</sub>.

It has a direct connection with ALU. That means, whenever the data in TEMP changes, ALU updates.


In our design, TEMP Register can also hold address value temporary. That's why its 8 bit register in design.



## **B Register:**

It is also a bidirectional data register like Accumulator unlike it has no connection with ALU directly. Any data from B Register goes to ALU via Temp Register.

Its bidirectional with bus, hence L<sub>B</sub> & E<sub>B.</sub>




#### **STACK POINTER:**

This register manages the TOP of the stack. It always holds the address of the TOP of the stack.

It has a special bit PC\_SP\_SETUP. It initially sets SP address to the desired address location at the beginning of the program running.

It can both increase and decrease, that's why U<sub>SP</sub> (Up Counter) & D<sub>SP</sub> (Down Counter).


It is unidirectional with the bus, it can only give its data to the Bus. Hence, E<sub>SP.</sub>



## **FLAGS REGISTER:**


It is 2 bit data register. It just loads W6 & W7 bit bus data and saves in it as Carry Flag(W6) and Zero Flag (W7).


- i) L\_FLAGS loads both CF & ZF
- ii) L\_FLAGS\_Z loads only W7 data (ZF)
- iii) E\_FLAGS lets it emit its 2 flags in 2 bits.



# **OUT:**

OUT register loads 4 bit data (W0-W3) from the bus and shows it to the binary display. It is unidirectional with the bus, it only loads data from the bus. Hence,  $L_{\text{OUT}}$  only.





#### **CONTROLLER:**

This is the core part of the design or "Heart of Design."

It generates 40 bit control word for each T-state of each instruction. Each Control word gets generated into the falling edge of the clock whereas each sequential execution gets executed in the rising edge of the clock.

# **CONTROL WORD (CON):**


```
E_{IN}C_PL_{PC}E_{PC}|L_{MAR}R_{RAM}W_{RAM}L_{MDR}|| (EPROM1)
```


$$E_{MDR}L_{IR1}L_{IR2}SET_{ZF}|E_{SET\_ZF}L_{A}E_{A}C_{IN}||(EPROM2)$$


CTR<sub>L</sub>CTR<sub>C</sub>CTR<sub>C</sub>CTR<sub>Z</sub> | S<sub>ADD</sub>HLT 0 0 (EPROM5)


#### **Functionality:**

- There was a direct connection with the instruction register to the controller. For this reason, it could take opcodes from IR as direct inputs.
- After taking opcodes(IR0-IR4) it searched an EPROM for address where the control word for the associated instruction was loaded.
- There is a MUX for iterating into the CONTROLLER\_ROM for fetching pre-saved control word associated with that particular T-state
- CTR\_C,CTR\_Z,CTR\_L, ,CTR\_R these four control bits were used to control the MUX in order to take decision whether to reset the counter or not.
- In CONTROLLER\_ROM, 5 EPROMs were cascaded ot produce a 40 bit control word according to the definite format stated before.
- We had 93 T-states in total. For this reason, CONTROLLER\_ROM had to have 7 bits to iterate within. (93< 2^7=128)
- Another MUX was used in order to control C<sub>IN</sub>. In case of Special add instructions (like ADC, SBB) we had to control C<sub>IN</sub>. For this reason, a sepearte control bit SADD was introduced to control this MUX.









### **BIN FILES:**

Bin files are saved into specific folder. One can modify it but he/she has to understand thoroughly how the bin files were pre-saved at the first case.

• bin1.bin: EPROM1


• bin2 .bin: EPROM2

• bin3 .bin: EPROM3

• bin4 .bin: EPROM4

• bin5 .bin: EPROM5

- opcode.bin: keeps the starting address of Execution cycle of that particular opcoded instruction.
- Assembly.bin: stores the HEX Code of assembly program (with these 28 instruction sets.)



<b>₹</b>	bin1.bin	x   4 > /	bin1.bin	×	bin1.bin	×
1	18	46	30			
2	44	0.0000000000000000000000000000000000000	90	91	20	
3	00		F <b>F</b>	92	FF	
4	FF		18	93	08	
5	18		14	94	04	
6 7	44 08		00	95	20	
8	04		90	96	08	
9	00		90 FE			
10	FF		30 ·	97	04	
11	18		90	98	00	
12	44		FF	99	FF	
13	08	58	30	100	18	
14	01		90	101	04	
15	02		90	102	20	
16	FF.		F F	103	FF	
17 18	00 FF		18			
19	00		14	104	00	
28	FF		90 90	105	FF	
21	18		20	106	00	
22	44		F <b>F</b>	107	FF	
23	00		18	108	00	
24	FF		44	109	FF	
25	80		80	110	00	
26	FF		90	111	FF	
27	00		20			
28	FF		F <b>F</b>	112	18	
29 30	00 00		91 98	113	44	
31	FF		92	114	00	
32	00	77	F <b>F</b>	115	00	
33	00		88	116	FF	
34	00	79	<b>8</b> 4	117	18	
35	FF		<b>00</b>	118	44	
36	00		FF			
37	00		91	119	08	
38	FF		88	120	04	
39	00		92 18	121	00	
40	00 00		16 14	122	00	
42	FF		90 -			
43	18		11			
44	44	89 (	98			
45	00		<b>32</b>			


<b>*</b>	bin2.bin ×	<b>♦ ►</b> bin2.bin ×	<b>♦ ►</b> bin2.bin ×
1	00	46 <b>80</b>	01 00
2	00	47 <b>04</b>	91 00
3 4	C0 FF	48 <b>FF</b>	92 <b>FF</b>
5	00	49 00	93 <b>00</b>
6	00	50 00	94 00
7	80	51 <b>20</b> 52 <b>80</b>	95 80
8	00	53 <b>04</b>	96 00
9	84	54 FF	
10	FF	55 00	97 00
11	00	56 00	98 84
12	00	57 <b>FF</b>	99 FF
13	80	58 00	100 00
14	02	59 02	101 00
15 16	00 FF	60 <b>04</b>	102 80
10 17	04	61 FF	The state of the s
18	FF.	62 <b>00</b> 63 <b>00</b>	103 FF
19	02	63 <b>00</b> 64 <b>20</b>	104 00
20	FF	65 00	105 FF
21	00	66 <b>80</b>	105 00
22	00	67 FF	107 FF
23	84	68 <b>00</b>	108 18
24	FF	69 <b>00</b>	
25	04	70 20	109 FF
26 27	FF	71 00	110 08
28	02 FF	72 80	111 FF
29	00	73 <b>FF</b> 74 <b>02</b>	112 00
30	04	74 <b>02</b> 75 <b>00</b>	113 00
31	FF	76 <b>00</b>	114 80
32	20	77 FF	
33	00	78 00	115 04
34	04	79 00	116 FF
35	FF	80 84	117 00
36	00	81 <b>FF</b>	118 00
37	04	82 02	119 80
38 39	FF 20	83 00	120 00
40	00	84 <b>00</b> 85 <b>00</b>	The state of the s
41	04	86 <b>99</b>	121 80
42	FF	87 <b>80</b>	122 04
43	00	88 00	
44	00	89 00	
45	20	90 00	

<b>♦</b>	bin3.bin ×	4 >	bin3.bin	×	<b>4 •</b>	bin3.bin	×
.1	00	46	44			02	
2	00	47	80		92	FF	
3	00	48	FF				
4	FF	49 50	00			00	
5	00	51	00 00			00	
6 7	00 00	52	24		95	00	
8	00	53	80			00	
9	00	54	FF			00	
10	FF	55	24			00	
11	00	56	80			FF	
12	00	57	FF			00	
13	00	58	04				
14	00	59	01		101	00	
15	00	60	02		102	00	
16	FF	61	FF			FF	
17	00	62	00			00	
18	FF	63	99		105	FF	
19	01	64	00		106	00	
20	FF	65 66	00 00		107	FF	
21	00 00	67	FF				
22 23	00	68	00			00	
24	FF	69	00			FF	
25	99	70	00		110	00	
26	FF	71	00			FF	
27	00	72	00		112	00	
28	FF	7.3	FF			00	
2.9	44	74	00		114	14	
30	80	75	00		115	80	
31	FF	76	00				
32	00	77	FF			FF	
33	44	78	00			00	
34	80	7.9	00		118	00	
35 36	FF 24	80 81	00 FF			00	
37	24 80	82	00			00	
38	FF .	83	00			0C	
39	00	84	00			80	
40	24	85	00				
41	80	86	00				
4.2	FF	87	04				
43	00	88	00				
44	00	89	00				
45	00	90	00				

<b>▼</b>	bin4.bin ×	<b>4 &gt;</b> /	bin4.bin ×	<b>4 b</b>	bin4.bin	×
11	00	46	00			
2	00	4.7	08	91	00	
3	00	48	FF	92	FF	
4	FF	49	00	93	40	
5 6	00	50	00	94	20	
6	00	51	02	95	00	
7	00	52	00	96	40	
8	00	53	08	97	20	
9	00	54	FF	98	08	
10	FF	55	80			
11	00	56	08	99	FF	
12	00	57	FF	100	00	
13	00	58	80	101	00	
14	00	59	00	102	00	
15 16	00 FF	60 61	00 FF	103	FF	
17	80	62	00	104	00	
18	FF	63	00	105	FF	
19	99	64	02	106	00	
20	FF	65	00	107	FF	
21	00	66	00	15000000		
22	00	67	FF	108	04	
23	00	68	00	109	FF	
24	FF	69	00	110	04	
25	00	7.0	02	1111	FF	
26	FF	71	00	112	00	
27	01	72	00	113	00	
28	FF	73	FF	114	00	
29	80	74	10	115	08	
30	08	75	40	115 - 15 -		
31	FF	76	00	116	FF	
32	02	77	FF	117	00	
33	80	78	40	118	00	
34	08	79	20	119	00	
35	FF	80	00	120	00	
36	80	81	FF	121	00	
37	08	82	12	122	08	
38	FF	83 84	40			
39 40	02	85	00 00			
41	80 08	86	00			
42	FF	87	10			
43	00	88	00			
44	80	89	40			
45	02	90	00			

<b>4</b> F	bin5.bin ×	bin5.bin ×	
		Sinsisin	bin5.bin ×
1	00	46 <b>08</b> 47 <b>40</b>	91 40
2	00	47 <b>40</b> 48 FF	
3 4	80 FF	49 <b>00</b>	92 <b>FF</b>
5	00	50 00	93 00
6	00	51 00	94 00
7	00	52 08	95 00
8	00	53 40	96 00
9	40	54 <b>FF</b>	97 00
10	FF	55 00	
11	00	56 40	98 40
12	00	57 <b>FF</b>	99 FF
13	99	58 00	100 00
14 15	00 40	59 <b>00</b> 60 <b>40</b>	101 00
16	FF	60 <b>40</b> 61 FF	102 40
17	40	62 00	103 FF
18	FF	63 00	
19	40	64 00	104 44
20	FF	65 20	105 FF
21	00	66 40	106 40
22	00	67 FF	107 FF
23	40	68 00	108 40
24	FE	69 00	The state of the s
25	40	70 00	The state of the s
26 27	FF 40	71 10 72 40	110 40
28	FF	72 <b>40</b> 73 <b>FF</b>	111 FF
29	00	74 00	112 00
30	40	75 00	113 00
31	FF	76 40	114 00
32	00	77 FF	115 40
33	08	78 <b>00</b>	111111111111111111111111111111111111111
34	40	79 00	116 FF
35	FF	80 40	117 00
36	00	81 FF	118 00
37 38	40 FF	82 00	119 00
39	00	83 <b>00</b> 84 <b>00</b>	120 00
40	98	85 <b>00</b>	The state of the s
41	40	86 <b>00</b>	
42	FF	87 00	122 40
43	00	88 00	
44	00	89 00	
45	00:	90 00	

```
dummy.cpp
    main()
        read X;
        store X in RAM;
        store 5 in #30; //address 30H
        call compare();
        OUT;
   compare()
        if (X=5) call add();
        else call logical();
   add()
       X=X+[30];
21
   logical()
        X= X logicalOP [30]; //for our case, logicalOP= OR
```



### **How to Operate this 4-bit machine:**

- Convert the pseudocode to corresponding Assembly Language Instructions
- Convert the Instructions into HexCoded Machine Language
- Save them into "assembly.bin" file
- Simulate the Proteus File (RUN)
- Press UP\_INIT once to turn it ON
- Press UP\_INIT\_CLOCK repeatedly until all hex codes in "assembly.bin" gets bootloaded to the RAM.
- Press PC\_SP\_SETUP once.
- Press CLK repeatedly to provide clock pulse to the machine until all instructions finish execution.

## **Special Features:**

- We have boot-loader to upload the assembly program to the RAM initially.
- Our memory is divided into three separate segments:

CODE Segment (CS), DATA Segment(DS), STACK Segment(SS).

CS: 1-100---->100

DS: 101-175----> 75

SS: 176-255 ----> 80

SS is fixed but CS & DS are flexible and user-controlled.

- We have detailed output pins to show what is really going on inside the 4bit Machine. It helps to DEBUG at a large extent.
- To provide more accurate debugging, we intentionally left CLK and UP\_INIT\_CLK logical toggle instead of using a clock pulse. It helped to see even the CONTROL WORDS generated in each T-State.
- The W-BUS was left neat & clean instead of messy circuitry.

### **Chip Count:**

- AND(74LS08): 11
- OR (74LS32): 04
- NOR (74LS02): 1
- NOT (74LS04): 21
- 4-INPUT-NOR (4002): 1
- 1-BIT-D-FLIP-FLOP (74LS74): 4
- 4-BIT-D-FLIP-FLOP (74LS173): 3
- 6-BIT-D-FLIP-FLOP (74S174): 1
- 8-BIT-D-FLIP-FLOP (74LS374): 1
- 1-BIT-TRISTATE-BUFFER (74LS126): 3
- 4-BIT-TRISTATE-BUFFER (74LS244): 5
- 8-BIT-TRISTATE-BUFFER (74LS241): 8
- EPROM (2732): 7
- RAM (6116): 1
- DUAL 4x1 MUX (74153): 4
- UP-DOWN COUNTER (COUNTER\_8): 4
- ALU(FUNCTION\_4\_4): 1

### **Discussion:**

- This 4 bit pc is functional for 28 instructions only.
- The opcodes for these 28 instructions are fixed and cannot be changed.
- RAM loads address from 1<sup>st</sup> address instead of 0<sup>th</sup>.
- PC initially starts from 0. So, we had to manually increase "PC\_SP\_SETUP" to 1 before running the assembly program for synching issues with RAM.
- We put one extra clock "UP\_INIT\_CLK" for boot-loading into RAM.
- COUNTER\_8 & FUNCTION\_4\_4 are not real chips but are Proteus Packages. For this reason, some control bits in ALU like E<sub>ADD</sub>, E<sub>SUB</sub>, E<sub>AND</sub>, E<sub>OR</sub> are actually implemented with permutated sequence of real status bits.
- The whole machine works in two separate clock edges.
  - i) In falling edge, controller generates control signals for next T-state of instruction.
  - ii) In rising edge, the sequential operations like load, write etc are performed for that T-state.

- If more than one component tries to emit data at bus, it gets garbage and we get "logic contention error".
- Sometimes, keeping a pin floating also gave logic contention error.
- In another approach, it could be done that, the boot-loader could use PC instead of a new counter inside RAM. Then it would need respective design calibrations & modifications.
- In case of Call we PUSH accumulator data, Flag data into Stack and POP when RET.
- In case of returning any value, instead of keeping it into STACK segment (as per as the ideal case), we keep it into the DATA segment of the memory.

- Combinational parts:
  - i) MAR->RAM
  - ii) Ram->MDR combinational, but operates in the next clock cycle.
  - iii) IR->CONTROLLER
  - iv) ACCUMULATOR->ALU
  - v) TEMP->ALU
  - vi) OUT->BINARY DISPLAY
- Sequential parts:
  - i) IN->BUS
  - ii) PC<-BUS
  - iii) BUS->MAR
  - iv) MDR->RAM
  - v) BUS->MDR,
  - vi) IR<-BUS
  - vii) ACCUMULATOR<-BUS
  - viii) TEMP<-BUS
  - ix) B<-BUS
  - x) FLAG<-BUS
  - xi) BUS->OUT

# T-State Analysis

# **Special Thanks to:**

- Md. Iftekharul Islam Sakib Lecturer, CSE,BUET.
- Md Ishtiyaque Ahmed Lecturer, CSE,BUET.