



CSE404


Digital Systems Design Sessional

Design of 4-bit SAP

Section	B1
Group No.	03
Writer's Roll	1205016
Writer's Name	Rashid Abid Rafi
Group Members	1205016 1205026 1205028 1205034 1205052
Date of Submission:	15 November 2016

General Discussion & BLOCK DIAGRAM:


- Address BUS 8bit
- DATA bus 4 bit
- All data loading from BUS are sequential (L_{sth}) and all data emitting to BUS are combinational (E_{sth}) (e.g: $sth = MAR, MDR, IR$ etc.)
- The machine is edge triggered and both falling edge and rising edge are used in specific cases to perform specific purposes to avoid race conditions.




Input Register:

It is unidirectional with the bus: it only gives its data to the bus. That's why only E_{IN} . The task of input register is to take user input and pass the data to Accumulator via bus.

It is a data register, so only 4 bit transaction will suffice.



INPUT REGISTER



INPUT REGISTER CHILD

PROGRAM COUNTER (PC):

PC is bidirectional with the bus. L_{PC} loads data from the bus in a clock cycle and E_{PC} lets it emit his data to the bus.



PC is an address register. That's why it performs transactions in 8 bit.

There is a special bit PC_SP_SETUP in the design. There is a reason it is there. Eventually, when we will discover our RAM, we will see that the RAM stores data from the 1st address instead of 0th address. For this reason, PC is incremented by 1 forcefully at the beginning of running any program.

So, the incrementing needs a choice:

- i) PC gets incremented by one at the beginning of the program by turning PC_SP_SETUP 1 forcefully.
- ii) PC gets incremented when C_p is 1 at the time of program running.

The MUX in this design selects between these two choices.




MAR (Memory Address Register):

It is unidirectional with the bus: it only loads data from the bus. That's why only L_{MAR} .

The part of MAR with RAM is combinational. That means, whenever there is a data in MAR, RAM points to that address in the same clock cycle.

It is also an address register, hence 8 bit transaction.



RAM (Random Access Memory):

Our address bit is 8 bit. So, we need to implement a 256x8 RAM.


There is no connection of BUS with RAM directly. In fact, the design was specific about this not to have any direct connection with the BUS. For this reason, the two registers: MAR & MDR are used.

The whole design constitutes of two parts:

- i) Uploader/ Boot-Loader : When Up_INIT is on, with every clock pulse at UP_INIT_CLK, the assembly program, which the PC is about to run, pre-saved in the EPROM in the form of Machine Language gets loaded byte by byte and written into RAM.
- ii) Normal Read/Write Operation: Only after the whole assembly program is loaded into RAM, typical read/write operations starts according to the CLK and R_RAM, W_RAM bit.

Functionality:

- Read Operation: When there is CE(Chip Enable) on and WE(Write Enable) off, provided that OE(output Enable) always remains on, a read operation happens. It reads the data from the address A0-A7 and outputs data into the D0-D7 pins.
- Write Operation: When there is CE(Chip Enable) on and WE(Write Enable) on, provided that OE(output Enable) always remains on, a write operation happens. It writes the data from the data pins D0-D7 into the address specified in A0-A7 pins.
- MUX: The ram operates to serve two purposes. One is for boot-loading the program and the other is the normal read/write operation. For this choice making, a MUX is used along with proper combinational logic to control the RAM.





MDR (Memory Data Register):

MDR is bidirectional with the bus. That's why L_{MDR} & E_{MDR} .

It can contain 4 bit data or 8 bit address as a data, too. That's why it is 8 bit register.

MDR is bidirectional with RAM, too.

- i) When R_RAM is on, MDR reads data from RAM and stores within. It needs a clock cycle.
- ii) When W_RAM is on, MDR writes its data at RAM at the address pointed by MAR. It needs a clock cycle.





IR (Instruction Register) :

It is unidirectional with the bus. It only loads data from bus.

- i) L_IR1 loads 6 bit from bus. The first 5 bit(bit0-bit4) is the opcode.
- ii) L_IR2 loads 2 bit from bus. These are the two flag bits: Carry Flag(bit6) and the Zero Flag (MSB or bit7).



It has a combinational connection with the CONTROLLER. That means, it passes its 8 bit data directly to the controller.



SET ZF BUF (Set Zero Flag Buffer):

It is a tri-state buffer. Its job is to set/ clear the W7 bit (MSB) of bus.

It is a buffer, so unidirectional with the bus and hence $E_{\text{SET_ZF_BUF}}$





ACCUMULATOR:

It is bi-directional with the bus. Hence, L_A & E_A .

It has a combinational connection with the ALU. That means, whenever there is data in Accumulator, it passes to ALU in the same clock cycle.

It is a data register, hence 4 bit transaction.





ALU (Arithmetic Logic Unit):

The design is called 4-bit PC because our ALU operates on 4 bit data. There are direct connections from Accumulator & Temp Reg to ALU. That means, as soon as the data in these two updates, ALU performs its operation according to its control bits.

- i) E_{ALU} lets ALU emit its data to bus
- ii) E_{ADD} & E_{SUB} performs the arithmetic operation.
- iii) E_{AND} & E_{OR} performs the logical operation.

If we notice, we can see that there is no direct connection from ALU to FLAG Register. That means, whenever ALU performs an operation, the corresponding flags are to set by us manually. For this reason, ALU computes the flags each time an operation happens and it sends them in W6-W7 (Carry Flag and Zero Flag respectively), whereas the computed 4 bit data is sent to W0-W3.





TEMP Register:

It is bidirectional with the bus, hence L_{TEMP} & E_{TEMP} .

It has a direct connection with ALU. That means, whenever the data in TEMP changes, ALU updates.



In our design, TEMP Register can also hold address value temporary. That's why its 8 bit register in design.



B Register:

It is also a bidirectional data register like Accumulator unlike it has no connection with ALU directly. Any data from B Register goes to ALU via Temp Register.

Its bidirectional with bus, hence L_B & E_B .




STACK POINTER:

This register manages the TOP of the stack. It always holds the address of the TOP of the stack.

It has a special bit PC_SP_SETUP. It initially sets SP address to the desired address location at the beginning of the program running.

It can both increase and decrease, that's why U_{SP} (Up Counter) & D_{SP} (Down Counter).



It is unidirectional with the bus, it can only give its data to the Bus. Hence, E_{SP} .



FLAGS REGISTER:

It is 2 bit data register. It just loads W6 & W7 bit bus data and saves in it as Carry Flag(W6) and Zero Flag (W7).



- i) L_FLAGS loads both CF & ZF
- ii) L_FLAGS_Z loads only W7 data (ZF)
- iii) E_FLAGS lets it emit its 2 flags in 2 bits.



OUT:

OUT register loads 4 bit data (W0-W3) from the bus and shows it to the binary display.

It is unidirectional with the bus, it only loads data from the bus. Hence, L_{OUT} only.



CONTROLLER:

This is the core part of the design or “Heart of Design.”

It generates 40 bit control word for each T-state of each instruction. Each Control word gets generated into the falling edge of the clock whereas each sequential execution gets executed in the rising edge of the clock.

CONTROL WORD (CON):

$E_{IN} C_P L_{PC} E_{PC} \mid L_{MAR} R_{RAM} W_{RAM} L_{MDR} \mid \mid$ (EPROM1)

$E_{MDR} L_{IR1} L_{IR2} SET_{ZF} \mid E_{SET_ZF} L_A E_A C_{IN} \mid \mid$ (EPROM2)


$E_{ALU} E_{ADD} E_{SUB} E_{AND} \mid E_{OR} L_{TEMP} E_{TEMP} L_B \mid \mid$ (EPROM3)

$E_B E_{SP} U_{SP} D_{SP} \mid L_{FLAGS} L_{FLAG_Z} E_{FLAGS} L_{OUT} \mid \mid$ (EPROM4)


$CTR_L CTR_R CTR_C CTR_Z \mid S_{ADD} HLT \ 0 \ 0$ (EPROM5)


Functionality:


- There was a direct connection with the instruction register to the controller. For this reason, it could take opcodes from IR as direct inputs.
- After taking opcodes(IR0-IR4) it searched an EPROM for address where the control word for the associated instruction was loaded.
- There is a MUX for iterating into the CONTROLLER_ROM for fetching pre-saved control word associated with that particular T-state
- CTR_C,CTR_Z,CTR_L, ,CTR_R these four control bits were used to control the MUX in order to take decision whether to reset the counter or not.
- In CONTROLLER_ROM, 5 EPROMs were cascaded to produce a 40 bit control word according to the definite format stated before.
- We had 93 T-states in total. For this reason, CONTROLLER_ROM had to have 7 bits to iterate within. ($93 < 2^7=128$)
- Another MUX was used in order to control C_{IN} . In case of Special add instructions (like ADC, SBB) we had to control C_{IN} . For this reason, a separate control bit SADD was introduced to control this MUX.



CCT024







BIN FILES:

Bin files are saved into specific folder. One can modify it but he/she has to understand thoroughly how the bin files were pre-saved at the first case.

- bin1.bin : EPROM1
- bin2 .bin: EPROM2
- bin3 .bin: EPROM3
- bin4 .bin: EPROM4
- bin5 .bin: EPROM5
- opcode.bin: keeps the starting address of Execution cycle of that particular opcoded instruction.
- Assembly.bin: stores the HEX Code of assembly program (with these 28 instruction sets.)

opcode.bin		
1	04	
2	0A	
3	10	
4	12	
5	14	
6	18	
7	1A	
8	1C	
9	1F	
10	23	
11	26	
12	2A	
13	30	
14	36	
15	39	
16	3D	
17	43	
18	49	
19	4D	
20	51	
21	5C	
22	63	
23	67	
24	69	
25	6B	
26	6D	
27	6F	
28	74	

bin1.bin		bin1.bin		bin1.bin	
1	18	46	00	91	20
2	44	47	00	92	FF
3	00	48	FF	93	08
4	FF	49	18	94	04
5	18	50	44	95	20
6	44	51	00	96	08
7	08	52	00	97	04
8	04	53	00	98	00
9	00	54	FF	99	FF
10	FF	55	00	100	18
11	18	56	00	101	04
12	44	57	FF	102	20
13	08	58	00	103	FF
14	01	59	00	104	00
15	02	60	00	105	FF
16	FF	61	FF	106	00
17	00	62	18	107	FF
18	FF	63	44	108	00
19	00	64	00	109	FF
20	FF	65	00	110	00
21	18	66	20	111	FF
22	44	67	FF	112	18
23	00	68	18	113	44
24	FF	69	44	114	00
25	80	70	00	115	00
26	FF	71	00	116	FF
27	00	72	20	117	18
28	FF	73	FF	118	44
29	00	74	01	119	08
30	00	75	08	120	04
31	FF	76	02	121	00
32	00	77	FF	122	00
33	00	78	08		
34	00	79	04		
35	FF	80	00		
36	00	81	FF		
37	00	82	01		
38	FF	83	08		
39	00	84	02		
40	00	85	18		
41	00	86	44		
42	FF	87	00		
43	18	88	11		
44	44	89	08		
45	00	90	02		

bin2.bin		bin2.bin		bin2.bin	
1	00	46	80	91	00
2	00	47	04	92	FF
3	C0	48	FF	93	00
4	FF	49	00	94	00
5	00	50	00	95	80
6	00	51	20	96	00
7	80	52	80	97	00
8	00	53	04	98	84
9	84	54	FF	99	FF
10	FF	55	00	100	00
11	00	56	00	101	00
12	00	57	FF	102	80
13	80	58	00	103	FF
14	02	59	02	104	00
15	00	60	04	105	FF
16	FF	61	FF	106	00
17	04	62	00	107	FF
18	FF	63	00	108	18
19	02	64	20	109	FF
20	FF	65	00	110	08
21	00	66	80	111	FF
22	00	67	FF	112	00
23	84	68	00	113	00
24	FF	69	00	114	80
25	04	70	20	115	04
26	FF	71	00	116	FF
27	02	72	80	117	00
28	FF	73	FF	118	00
29	00	74	02	119	80
30	04	75	00	120	00
31	FF	76	00	121	80
32	20	77	FF	122	04
33	00	78	00		
34	04	79	00		
35	FF	80	84		
36	00	81	FF		
37	04	82	02		
38	FF	83	00		
39	20	84	00		
40	00	85	00		
41	04	86	00		
42	FF	87	80		
43	00	88	00		
44	00	89	00		
45	20	90	00		

bin3.bin x			bin3.bin x			bin3.bin x		
1	00		46	44		91	02	
2	00		47	80		92	FF	
3	00		48	FF		93	00	
4	FF		49	00		94	00	
5	00		50	00		95	00	
6	00		51	00		96	00	
7	00		52	24		97	00	
8	00		53	80		98	00	
9	00		54	FF		99	FF	
10	FF		55	24		100	00	
11	00		56	80		101	00	
12	00		57	FF		102	00	
13	00		58	04		103	FF	
14	00		59	01		104	00	
15	00		60	02		105	FF	
16	FF		61	FF		106	00	
17	00		62	00		107	FF	
18	FF		63	00		108	00	
19	01		64	00		109	FF	
20	FF		65	00		110	00	
21	00		66	00		111	FF	
22	00		67	FF		112	00	
23	00		68	00		113	00	
24	FF		69	00		114	14	
25	00		70	00		115	80	
26	FF		71	00		116	FF	
27	00		72	00		117	00	
28	FF		73	FF		118	00	
29	44		74	00		119	00	
30	80		75	00		120	00	
31	FF		76	00		121	0C	
32	00		77	FF		122	80	
33	44		78	00				
34	80		79	00				
35	FF		80	00				
36	24		81	FF				
37	80		82	00				
38	FF		83	00				
39	00		84	00				
40	24		85	00				
41	80		86	00				
42	FF		87	04				
43	00		88	00				
44	00		89	00				
45	00		90	00				

bin4.bin		bin4.bin		bin4.bin	
1	00	46	00	91	00
2	00	47	08	92	FF
3	00	48	FF	93	40
4	FF	49	00	94	20
5	00	50	00	95	00
6	00	51	02	96	40
7	00	52	00	97	20
8	00	53	08	98	08
9	00	54	FF	99	FF
10	FF	55	80	100	00
11	00	56	08	101	00
12	00	57	FF	102	00
13	00	58	80	103	FF
14	00	59	00	104	00
15	00	60	00	105	FF
16	FF	61	FF	106	00
17	80	62	00	107	FF
18	FF	63	00	108	04
19	00	64	02	109	FF
20	FF	65	00	110	04
21	00	66	00	111	FF
22	00	67	FF	112	00
23	00	68	00	113	00
24	FF	69	00	114	00
25	00	70	02	115	08
26	FF	71	00	116	FF
27	01	72	00	117	00
28	FF	73	FF	118	00
29	80	74	10	119	00
30	08	75	40	120	00
31	FF	76	00	121	00
32	02	77	FF	122	08
33	80	78	40		
34	08	79	20		
35	FF	80	00		
36	80	81	FF		
37	08	82	12		
38	FF	83	40		
39	02	84	00		
40	80	85	00		
41	08	86	00		
42	FF	87	10		
43	00	88	00		
44	00	89	40		
45	02	90	00		

bin5.bin	bin5.bin	bin5.bin
1 00	46 08	91 40
2 00	47 40	92 FF
3 80	48 FF	93 00
4 FF	49 00	94 00
5 00	50 00	95 00
6 00	51 00	96 00
7 00	52 08	97 00
8 00	53 40	98 40
9 40	54 FF	99 FF
10 FF	55 00	100 00
11 00	56 40	101 00
12 00	57 FF	102 40
13 00	58 00	103 FF
14 00	59 00	104 44
15 40	60 40	105 FF
16 FF	61 FF	106 40
17 40	62 00	107 FF
18 FF	63 00	108 40
19 40	64 00	109 FF
20 FF	65 20	110 40
21 00	66 40	111 FF
22 00	67 FF	112 00
23 40	68 00	113 00
24 FF	69 00	114 00
25 40	70 00	115 40
26 FF	71 10	116 FF
27 40	72 40	117 00
28 FF	73 FF	118 00
29 00	74 00	119 00
30 40	75 00	120 00
31 FF	76 40	121 00
32 00	77 FF	122 40
33 08	78 00	
34 40	79 00	
35 FF	80 40	
36 00	81 FF	
37 40	82 00	
38 FF	83 00	
39 00	84 00	
40 08	85 00	
41 40	86 00	
42 FF	87 00	
43 00	88 00	
44 00	89 00	
45 00	90 00	

```
dummy.cpp
1  main()
2  {
3      read X;
4      store X in RAM;
5      store 5 in #30; //address 30H
6
7      call compare();
8      OUT;
9  }
10
11 compare()
12 {
13     if (X=5) call add();
14     else call logical();
15 }
16
17 add()
18 {
19     X=X+[30];
20 }
21
22 logical()
23 {
24     X= X logicalOP [30];           //for our case, logicalOP= OR
25 }
```

assembly.bin		assembly.bin	
1	05	26	1C
2	01	27	14
3	2F	28	00
4	04	29	30
5	05	30	03
6	01	31	00
7	30	32	2F
8	13	33	07
9	0D	34	01
10	00	35	31
11	31	36	14
12	06	37	00
13	04	38	30
14	05	39	03
15	03	40	00
16	00	41	2F
17	2F	42	1B
18	0D	43	30
19	10	44	01
20	19	45	31
21	13	46	14
22	25	47	FF
23	15	48	FF
24	1B	49	FF
25	13		

How to Operate this 4-bit machine:

- Convert the pseudocode to corresponding Assembly Language Instructions
- Convert the Instructions into HexCoded Machine Language
- Save them into “assembly.bin” file
- Simulate the Proteus File (RUN)
- Press UP_INIT once to turn it ON
- Press UP_INIT_CLOCK repeatedly until all hex codes in “assembly.bin” gets boot-loaded to the RAM.
- Press PC_SP_SETUP once.
- Press CLK repeatedly to provide clock pulse to the machine until all instructions finish execution.

Special Features:

- We have boot-loader to upload the assembly program to the RAM initially.
- Our memory is divided into three separate segments:
CODE Segment (CS), DATA Segment(DS), STACK Segment(SS).

CS: 1-100----->100

DS: 101-175-----> 75

SS: 176-255 ----> 80

SS is fixed but CS & DS are flexible and user-controlled.

- We have detailed output pins to show what is really going on inside the 4bit Machine. It helps to DEBUG at a large extent.
- To provide more accurate debugging, we intentionally left CLK and UP_INIT_CLK logical toggle instead of using a clock pulse. It helped to see even the CONTROL WORDS generated in each T-State.
- The W-BUS was left neat & clean instead of messy circuitry.

Chip Count:

- AND(74LS08): 11
- OR (74LS32): 04
- NOR (74LS02): 1
- NOT (74LS04): 21
- 4-INPUT-NOR (4002): 1
- 1-BIT-D-FLIP-FLOP (74LS74): 4
- 4-BIT-D-FLIP-FLOP (74LS173): 3
- 6-BIT-D-FLIP-FLOP (74S174): 1
- 8-BIT-D-FLIP-FLOP (74LS374): 1
- 1-BIT-TRISTATE-BUFFER (74LS126): 3
- 4-BIT-TRISTATE-BUFFER (74LS244): 5
- 8-BIT-TRISTATE-BUFFER (74LS241): 8
- EPROM (2732): 7
- RAM (6116): 1
- DUAL 4x1 MUX (74153): 4
- UP-DOWN COUNTER (COUNTER_8): 4
- ALU(FUNCTION_4_4): 1

Discussion:

- This 4 bit pc is functional for 28 instructions only.
- The opcodes for these 28 instructions are fixed and cannot be changed.
- RAM loads address from 1st address instead of 0th.
- PC initially starts from 0. So, we had to manually increase “PC_SP_SETUP” to 1 before running the assembly program for synching issues with RAM.
- We put one extra clock “UP_INIT_CLK” for boot-loading into RAM.
- COUNTER_8 & FUNCTION_4_4 are not real chips but are Proteus Packages. For this reason, some control bits in ALU like E_{ADD} , E_{SUB} , E_{AND} , E_{OR} are actually implemented with permuted sequence of real status bits.
- The whole machine works in two separate clock edges.
 - i) In falling edge, controller generates control signals for next T-state of instruction.
 - ii) In rising edge, the sequential operations like load, write etc are performed for that T-state.

- If more than one component tries to emit data at bus, it gets garbage and we get “logic contention error”.
- Sometimes, keeping a pin floating also gave logic contention error.
- In another approach, it could be done that, the boot-loader could use PC instead of a new counter inside RAM. Then it would need respective design calibrations & modifications.
- In case of Call we PUSH accumulator data, Flag data into Stack and POP when RET.
- In case of returning any value, instead of keeping it into STACK segment (as per as the ideal case), we keep it into the DATA segment of the memory.

- Combinational parts:
 - i) MAR->RAM
 - ii) Ram->MDR combinational, but operates in the next clock cycle.
 - iii) IR->CONTROLLER
 - iv) ACCUMULATOR->ALU
 - v) TEMP->ALU
 - vi) OUT->BINARY DISPLAY
- Sequential parts:
 - i) IN->BUS
 - ii) PC<-BUS
 - iii) BUS->MAR
 - iv) MDR->RAM
 - v) BUS->MDR,
 - vi) IR<-BUS
 - vii) ACCUMULATOR<-BUS
 - viii) TEMP<-BUS
 - ix) B<-BUS
 - x) FLAG<-BUS
 - xi) BUS->OUT

T-State Analysis

Special Thanks to:

- Md. Iftekharul Islam Sakib
Lecturer, CSE,BUET.
- Md Ishtiyaque Ahmed
Lecturer, CSE,BUET.