CSE - 312


VeriGen

TEAM 7


Mostara Monamed Khalii Mahmoud	20P2981
Farah Ahmed AbdelRehim Tharwat	20P1269
Peter Ehab Ibrahim Azmy	20p3995
Mohamed Mostafa Bedair ElMaghraby	20p7732
Osama Saad Farouk kotb	20p3943
Rafik Tamer Magdy	20P1046
Mohamed Ahmed Rizk	21P0364
Abdulrahman Mohammed Sayed Hassai	n 21P0334

VeriGen

The tool is made up of three components, as shown in the component diagram. The diagram also illustrates the relationships between the components. Another diagram shows the collaboration between the components.



We have agreed to unify our work by each working on the ParsedModule structure independently, as shown in the following diagram, allowing us to work on our respective tasks without interference.



Verilog Parser

With the help of regular expressions, we managed to input a .v file, read it and parse everything we need from it. At first we did parse everything then print it, in the second phase we stored them in some data structures to be used next.

The structure of the code was mainly reading the code line by line and then detect if there is one of the Verilog reserved words, or any type of statements that we need to parse.

We were able to parse all of the following:

Module name, inputs and outputs. The following snippet is the Verilog code we tested and the corresponding parsed output of our program.

```
Microsoft Visual Studio Debug Console
                                               tbt - Notepad
nodule name: MainModule
                                               File Edit Format View Help
Input wire name: clk
Input wire name: rst
                                               module MainModule(
Input wire name: Pin
                                                   input clk,
witdh: [3:0]
                                                        input rst,
Input wire name: WithDraw Amount
                                                   input [3:0] Pin,
witdh: [5:0]
                                                        input [5:0] WithDraw Amount,//5
Input wire name: Deposit_Amount
witdh: [4:0]
                                                         input [4:0] Deposit_Amount,//4
Input wire name: Operation
                                                         input [2:0] Operation,
vitdh: [2:0]
                                                         output reg [7:0] FinalBalance,
Out reg name: FinalBalance
                                                         input {\tt IC} ,
witdh: [7:0]
Input wire name: IC
                                                         input LC ,
                                                         input Ex,
Input wire name: LC
                                                         input goMain,
                                                                                  //InsertCard,LanguageChosen,Exit
Input wire name: Ex
Input wire name: goMain
```

Note that we specify the type of inputs and outputs whether they are wires or registers. Also note how we capture the width of each.

```
end cont assignment:

Continuous assignment is also considered:

assign k = 498;

Value = 498
```

We then take a separate variables to indicate any additional internal wires or registers that are defined anywhere else. Also notice how we read a line such as "balance = 50;", See the following:

```
input wire name: gomain
                                             reg [3:0] pin number;
 internal reg name: pin_number
                                             pin number = 4'b1101;
witdh: [3:0]
                                             reg [7:0] balance;
identifier: pin number
                                             balance = 50;
 operator: =
                                             reg [3:0] next state;
value: 4'b1101
 internal reg name: balance
                                             reg [3:0] current state
witdh: [7:0]
                                             reg [1:0] Counter;
identifier: balance
                                             Counter = 2'b00;
 operator: =
                                             reg [2:0] op;
value: 50
                                             reg VP; #must type regs
 internal reg name: next state
                                             VP= 1'b0 ; # cannot init
witdh: [3:0]
                                             reg BC= 1'b0;
 internal reg name: current_state
                                             reg EA =1'b0;
witdh: [3:0]
                                             reg GM = 1'b0; //ValidI
 internal reg name: Counter
```

Here the "balance = 50;" is read divided into three variables:

First the identifier which is the LHS, the operator which is the assignment operator and then the value assigned to the identifier. Note that the value can be a number written in either the normal formatting like 50 or line 2'b00 or can be another variable. We tested it on every possible form and it does exactly like it should.

Always block is also considered:

```
always @(posedge clk or xyz) ############identifier: S9
                                                operator: =
                 if (rst != 0) #if statement value: 4'b1001
                                               ***********Always inputs:
        current_state <= IDLE; # must be in
                                               type: posedge sensitivity: clk or xyz
                 else
                                               identifier: current_state
        current_state <= next_state;</pre>
                                                operator: <=
        end
                                               value: IDLE
                                               identifier: current_state
                                                operator: <=
always @(*)
                                               value: next_state
                                                ************Always All input: sensitivity : *
        begin
                 case (current state)
                                               switch base: current_state
```

```
if(Ex)
We also read if conditions like the following:

t_state = IDLE;
else
Pin == nin number) VP
if condition:
identifier: Ex
operator:
value:
```

Every if statement has it's condition, it can be something like x == 5 and then we set the identifier to x, the operator to ==, and the value to 5. Or it can be something like the above where we only have an identifier.

Now we have to parse the case statement:

```
switch base: current state
case (current_state)
                                             identifier: next_state
        IDLE:
                 if(IC)
                                              operator: =
                 next_state = S1;
                                             value: S1
                                             identifier: next_state
                          else
                                              operator: =
                 next state = next state;
                                             value: next_state
                                             CASES:
                                                                     S1
        S1: if(LC)
                                             identifier: next_state
                 next_state = S2;
                                              operator: =
                  else
                                             value: S2
                 next_state = next_state;
                                            identifier: next_state
                                              operator: =
        S2:
                                             value: next_state
                 begin
                                             CASES:
                                                                     S2
                                             if condition:
                          if(Ex)
                                             identifier: Ex
                 next_state = IDLE;
                                             operator:
                          else
                 if(Pin == pin number) VP value:
```

Notice that the variable current_state is the switch base which we compare each time with the cases, we then read each case like the IDLE, SI, S2. As you see.

We then read the non-blocking assignment exactly as we explained earlier with the (identifier, operator, value) shape as follows:

Taking into account the logical operator that has been read throughout the entire code. Hence covering all the required items to be parsed from the Verilog code, enabling others to proceed from this point in their part of the project.

Stimulus Generator:

First, this component maps the if and case conditions to see if it has a certain condition that can be randomized within certain constraints. This is done through the functions "map_if_conditions()" and "map_case_conditions()".

Then stimulus starts by initializing all the input ports by zero, calling "initialize()":

```
void initialize(std::ofstream& ftb, const ParsedModule* module) {
   ftb << "\t// Initialize all Inputs by zero\n";
   if (module->is_clocked)
      ftb << "\t" << module->clock_name << " = 0;\n";
   for (int i = 0; i < module->input_ports.size(); i++)
      ftb << "\t" << module->input_ports[i].first << "_tb" << " = 0;\n";
   ftb << "\n\n";
}</pre>
```

After that, the generation of monitoring:

The generator prints a repeat statement that is based on the number of iterations defined in the "CONFIG.h" file. It then processes each input port. The input is handled in one of three ways, depending on the input module and port: it is either included in a case statement, an if statement, or neither. At the end, it puts the delay corresponding to the CLK_PERIOD, which is defined in the "CONFIG.h" file too.

```
ftb << "\t#100;\n\n";
ftb << "\trepeat(" << to_string(itr) << ") \n" << "\tbegin\n";
string port_name, port_width;
for (int i = 0; i < module->input_ports.size(); i++) {

    port_name = module->input_ports[i].first;
    port_width = module->input_ports[i].second;

    if (mp_if[port_name] >= 0)
        handle_if_conditions(ftb, module, mp_if[port_name], module->input_ports[i]);
    else if (mp_case[port_name] >= 0)
        handle_case_conditions(ftb, module, mp_case[port_name], module->input_ports[i]);
    else
        ftb << "\t\t" << port_name << "_tb" << " = {$random} % " << to_string(1 << width_to_size(port_width)) << ";\n";
ftb << "\n\t\t#" << CLK_PERIOD << ";\n";
ftb << "\tend\n\n\t\$stop;\nend";
return;</pre>
```

Handling the randomization:

- 1. Handling an if condition:
 - I. We first check if the port was compared with a number rather than an internal register or something else.
 - II. If the port was not compared with a number, we randomize it from zero to its limit based on its size.
 - III. If the port was compared with a number, we look for the logical operator used.
 - IV. If the operator is "==", there is a 50% chance that the value will be set to equal the number and a 50% chance that it will be randomized within the whole range.
 - V. If any other operator is used, there is a 50% chance that the value will be set to be less than the number and a 50% chance that it will be set to be greater than or equal to the number.

```
Pin_tb = 13;
torandom = {$random} % 10;
if(torandom > 4)
    Pin tb = {$random} % 16;
```

- 2. Handling a Case statement: assume we have n conditions and m case with numbers.
 - I. For each case value with a number, the expression will have 1/n probability to be equal to that number.
 - II. Any other case, including the default, the expression will have a (n-m)/n probability to be randomized within the whole range.

```
case (Operation)

2'b00: next_state = S4;
2'b01: next_state = S5;
2'b10: next_state = S6;
default: next_state = reset;

torandom = {$random} % 100;
if(torandom >= 0 && torandom < 25)
Operation_tb = 2'b00;
if(torandom >= 25 && torandom < 50)
Operation_tb = 2'b01;
if(torandom >= 50 && torandom < 75)
Operation_tb = 2'b10;
if(torandom >= 75)
Operation_tb = {$random} % 4;
```

3. Neither If nor Case: the input will be randomized within the whole range.

```
WithDraw_Amount_tb = {$random} % 64;
Deposit Amount tb = {$random} % 32;
```

Test Bench Writer

The tb_module_generator function generates a Verilog testbench file for a given ParsedModule object. It does this by opening an output file stream and writing the necessary testbench code to it.

The function starts by opening an output file stream for a file named according to the module name. It then writes the necessary preamble for a Verilog module definition, including the module name and port declarations for the input and output ports of the ParsedModule object. If the ParsedModule object has a non-zero is_clocked field, the function also declares a clock signal port in the testbench module. Next, the clk_generation function is called to generate a clock signal for the testbench if necessary. For example:

```
'timescale ins/ips
module MainModule_tb ();
//inputs
reg
         clk;
         rst_tb;
[3:0] Pin tb;
         [5:0] WithDraw Amount tb;
         [4:0] Deposit Amount tb;
reg
         [1:0] Operation tb;
         IC_tb;
LC_tb;
Ex_tb;
req
reg
reg
          goMain_tb;
//outputs
         [7:0] FinalBalance_tb;
wire
         [7:0] CB_tb;
 //clock generation
always #12 clk = ! clk;
```

The do_it_random function is then called to generate random stimuli for the input ports of the design module. By first adding the initial values of the registers as seen in the following figure:

Then monitoring the input and outputs of the module:

Then the do_it_random function generate the random values accordingly as shown in the following example:

```
#100;
               repeat (20000)
                    rst tb = {$random} % 2;
                    Pin_tb = 13;
torandom = {$random} % 10;
64
65
66
                    if(torandom > 4)
| Pin_tb = {$random} % 16;
WithDraw_Amount_tb = {$random} % 64;
67
68
69
                    Deposit_Amount_tb = {$random} % 32;
                    torandom = {$random} % 100;
if(torandom >= 0 && torandom < 25)</pre>
                    Operation_tb = 2'b00;
if(torandom >= 25 && torandom < 50)
                          Operation_tb = :
                    if(torandom >= 50 && torandom < 75)
                          Operation tb = 2'b10;
                    if(torandom >= 75)
                          Operation_tb = {$random} % 4;
                    IC_tb = 1;
torandom = {$random} % 10;
                    torandom = {$random} % 10;
if(torandom > 4)
    IC tb = {$random} % 2;
LC_tb = 1;
torandom = {$random} % 10;
                    if(torandom > 4)
   LC_tb = {$random} % 2;
Ex_tb = 1;
86
87
                    torandom = {$random} % 10;
                    if(torandom > 4)
                          Ex_tb = {\$random} % 2;
                    goMain_tb = 1;
torandom = {$random} % 10;
91
92
                    if(torandom > 4)
                          goMain_tb = {$random} % 2;
94
95
               $stop;
```

Finally, the DUT function is called to instantiate the design module and connect the input and output ports of the testbench and design modules.

```
// instantiate design instance
    □MainModule DUT (
          .clk(clk),
          .rst(rst tb),
          .Pin (Pin tb),
          .WithDraw Amount (WithDraw Amount tb),
06
          .Deposit Amount (Deposit Amount tb),
          .Operation(Operation_tb),
          .IC(IC_tb),
.LC(LC tb),
09
           .Ex (Ex_tb),
           .goMain(goMain_tb),
           .FinalBalance (FinalBalance_tb),
13
           .CB(CB_tb)
14
15
     L):
      endmodule
```

The function then closes the output file stream, completing the generation of the testbench file.

Testing

We tested the tool on three Verilog cases to verify its functionality and effectiveness. We set the number of iterations to be 20000 for the 3 tests and used Questa Sim to calculate the coverage:

Test 1 on the ATM Module:

```
£ ------
# === File: MainModule.v
4 -----
                  Active Hits Misses % Covered
   Enabled Coverage
                  -----
                        ----
                          56
  Stmts
                     56
                                0 100.00
                    44
5
  Branches
                                0 100.00
                          44
  FEC Condition Terms
                          5
                                0
                                   100.00
  FSMs
                                   100.00
                    11 11 0 100.00
25 25 0 100.00
     States
                                0 100.00
     Transitions
                    126 118 8 93.65
 Toggle Bins
# TOTAL ASSERTION COVERAGE: 100.00% ASSERTIONS: 6
```

Test 2 on the parking_system:

```
# ------
# === File: parking_system.v
# ---------
    Enabled Coverage Active Hits Misses % Covered
                                                ----
                                      42 42 0 100.00
30 29 1 96.66
12 12 0 100.00
     Stmts
     Branches
     FEC Condition Terms
                                                                    100.00
                              5 5 0 100.00
10 10 0 100.00
128 68 60 53.12
          States
         Transitions
     Toggle Bins
 === File: parking system tb.v
                                   Active Hits Misses % Covered
    Enabled Coverage

        Stmts
        21
        21
        0
        100.00

        Branches
        4
        4
        0
        100.00

        FEC Condition Terms
        2
        2
        0
        100.00

        Toggle Bins
        108
        50
        58
        46.29
```

Test 3 on Traffic_light module:

```
=== File: traffic light.v
_____
  Enabled Coverage
                   Active
                           Hits Misses % Covered
  Stmts
                     62
                           46
                                 16
                                      77.77
                      27
                            21
                                  6
  Branches
  FEC Condition Terms
                     12
                                      58.33
                                      70.83
                                      75.00
    States
    Transitions
                            4
                                  2
                                      66.66
                      6
 Toggle Bins
                     152
                          59
                                  93
                                      38.81
```

Limitations:

traffic light achieved low coverage, Although it has just two input ports. This is because we randomize any if statement with 50%.

To fix this issue, we will have to parse and build an Abstract Syntax tree and randomize with respect to the size of each sub-tree not with equal percentage.

```
repeat(20000)
begin
    C_tb = 1;
    torandom = {$random} % 10;
    if(torandom > 4)
        C_tb = {$random} % 2;
    rst_n_tb = 1;
    torandom = {$random} % 10;
    if(torandom > 4)
        rst_n_tb = {$random} % 2;
```

when we randomized the rst with 80% to be true it results in 99% coverage with the same 20000 iteration.