

Faculty of Engineering & Technology Electrical & Computer Engineering Department Advanced Digital – ENCS3310 Project Report – Design Of Multi-Cycle Processor

Prepared by:

Name: Raghad Jamhour. Number: 1220212.

Name: Rawaa Hammad. Number: 1210927.

Instructor: Ayman Hroub.

Date: 20/08/2024.

Abstract

This project involves the development of a multi-cycle processor in advanced digital design. The used components are 16-bit ALU, Register File with 16 general-purpose registers each 16 bits wide, Data memory and an instruction memory along with a control unit. The processor executes 16-bit machine instructions across five stages: fetch, decode, execute, memory, and write-back. The ALU performs arithmetic and logical operations using a 4-bit opcode, while the Register File provides fast data access. This project offers efficient instruction execution through clock cycles and proper control signal generation. Testing is performed to verify that the processor correctly handles R-type and M-type. It focuses on ensuring proper transitions between different stages and overall processor functionality. The results and simulations, are presented to show how the processor performs.

Table of Contents

Abstract	2
Table of figures	4
List of tables	
Brief introduction and background	5
1- Arithmetic Logic Unit (ALU)	5
2- Register File	
3- Data Memory	5
4- Instruction Memory	
5- Control Unit	6
Design Philosophy	7
MCP Philosophy	7
Inputs and Outputs	7
States	
State Transitions	7
Test cases and Simulation results	14
Conclusion and future work	17

Table of figures

Figure 1: Design	13
Figure 2: Test Bench	
Figure 3: Results	
TIRUIE J. NESUILS	土.

List of tables

Brief introduction and background

1- Arithmetic Logic Unit (ALU)

In our multi-cycle processor, the ALU (Arithmetic Logic Unit) is a crucial component that performs arithmetic and logic operations. The ALU processes two 16-bit inputs. Based on a 4-bit opcode sent by the control unit, the ALU can execute various operations including addition, subtraction, bitwise AND, OR, and XOR and the result is the output of the ALU. This design allows for efficient execution of R-Type instructions, ensuring accurate operations within the processor.

2- Register File

The register file is a vital component of the processor since it temporarily stores data during transfers between memory and operational units. The processor accesses this data using two registers, Rs1 and Rs2. Data from Rs1 is accessed using the input address (read_port1 in our design) and the value is assigned to readData1, while data from Rs2 is accessed using the second input address (read_port2 in our design) is assigned to readData2. The register Rd is the destination for writing data, when the control signal writeEn is 1, Rd is accessed using the input address (write port) then the data on writeData is written into Rd.

3- Data Memory

In our processor, the memory is divided into two separate sections: Instruction Memory and Data Memory. This division helps avoid conflicts that could occur when fetching instructions while simultaneously loading or storing data.

The data memory is connected to the datapath through an address input and two data lines: one as an output for the data and the other is an input for writing on the memory. When the MemRd signal is set to 1, the data memory gets the data stored in the specified address and outputs it. When the MemWrite signal is set to 1, it writes the input data to the specified address.

4- Instruction Memory

The instruction memory is designed to store instructions and is designed only for reading, taking a 16-bit address from the Program Counter (PC) only 8 is used of it in our design since the memory is 512 bytes (256 addresses * 2 Bytes), then providing a corresponding 16-bit instruction.

5- Control Unit

The control unit in our processor is responsible for generating control signals based on the instruction's opcode. It takes the 4-bit opcode and produces appropriate control signals for the operations. The control unit outputs signals for register writing (RegWr), memory reading (MemRd), memory writing (MemWr), and ALU operation (ALUop). The logic is implemented using a combinational always block with a case statement to set these signals according to the opcode received. This ensures that the processor correctly performs arithmetic, logical, load, and store operations by managing the flow of data through the instruction stages.

Design Philosophy

MCP Philosophy

Inputs and Outputs

The module receives a clock signal (clk) and a reset signal (reset). The operation of the microprocessor occurrs at the rising edge of the clik, while the reset signal resets the system to the fetch stage.

On the other hand the module outputs multipile signals:

- ≠ current state and next state: These indicate the current and upcoming states of the microprocessor.
- ♣ PC (Program Counter): Saves the address of the next instruction to be executed.
- **↓** IR (Instruction Register): Holds the current instruction being executed.
- ♣ ALUresult: Stores the result of operations performed by the ALU.
- memData: Holds data read from memory.
- writeData: Holds data that will be written back to a register.

States

The microprocessor operates through a finite state machine (FSM) with the following states:

- 1. **FETCH (000)**: The microprocessor fetches the next instruction from memory using the PC and stores it in the IR.
- 2. **DECODE (001)**: The instruction in IR is decoded to determine the operation to be performed and the registers involved, it takes the first 4 bits as the Rs2 and the next 4 as Rs1 then another 4 as the Rd and finally the last 4 are the OpCode.
- 3. **EXECUTE (010)**: The operation specified by the instruction is getting executed in this stage, such as arithmetic operations performed by the ALU which are specified in table 1 below.
- 4. **MEM_ACCESS (011)**: If the instruction involves reading from or writing to memory, this state handles the memory operations.
- 5. WRITE_BACK (100): The result of the operation (either from the ALU or memory) is written back to the destination register.

State Transitions

- ♣ The microprocessor starts in the FETCH state, where it loads the next instruction.
- ♣ It then moves to the DECODE state to specify what the instruction does.
- ♣ If the instruction is an R-type it will move to EXECUTE to perform an operation and if it's a M-type instruction it will move MEM ACCESS.
- Finally, the microprocessor moves to the WRITE_BACK state to store the result on Rd taking the value from memData if MemRd is 1 or from the ALUresult is its 0, then it loops back to FETCH to start the process again with the next instruction.

Operation	Opcode
A+B	0
A-B	1
A AND B	2
A OR B	3
A XOR B	4

Table 1: ALU op codes

Code:

```
// Data Memory Instance
41
         dataMem dm(
42
              .in_data(readData2),
43
              .address(Rd),
44
              .clk(clk),
45
              .MemRd(MemRd),
46
              .MemWr(MemWr)
47
         );
48
49
         // Register File Instance
50
         RegisterFile RF(
51
             .clk(clk),
52
             .read_port1(Rs1),
53
             .read_port2(Rs2),
54
             .write_port(Rd),
55
              .writeEn(RegWr),
56
             .writeData(writeData),
57
              .readData1(readData1),
58
              .readData2(readData2)
59
         );
60
61
         // Control Unit Instance
62
         controlUnit CU(
63
              .opCode(opCode),
64
              .RegWr(RegWr),
65
              .MemRd(MemRd),
66
              .MemWr(MemWr),
67
              .ALUop(ALUop)
68
         );
69
```

```
// FSM State transitions
           always @(posedge clk or negedge reset) begin if (!reset)
                      current_state <= FETCH;</pre>
                      current_state <= next_state;
           end
            // FSM Control Logic: Determine next state
            always @(*) begin
                 case (current_state)
FETCH: begin
                      next_state = DECODE;
                      DECODE: begin
                           if (opCode <= 4'b0100) // R-Type opcode
                           next_state = EXECUTE;
else if (MemRd || MemWr)
    next_state = MEM_ACCESS;
                           else
                                next_state = FETCH;
                      EXECUTE: begin
if (opCode <= 4'b0100) // R-Type instruction
                                next_state = WRITE_BACK;
                                next_state = FETCH;
                     MEM_ACCESS: begin
   if (MemRd) //load
      next_state = WRITE_BACK;
   else if (MemWr) //store
      next_state = FETCH;
                           else
                                next_state = FETCH;
.07
                      WRITE_BACK: next_state = FETCH;
.08
                      default:
                                   next_state = FETCH;
                 endcase
.10
            end
```

```
112
113
114
115
                // FETCH Stage
always @(posedge clk or negedge reset) begin
  if (!reset)
                              begin
PC <= 16'b0;</pre>
116
117
118
119
120
121
122
123
124
125
126
127
128
                             IR <= 16'b0;
end</pre>
                        else if (current_state == FETCH)
                               begin
                               IR <= IM.instruction; // Fetch instruction</pre>
                             PC <= PC + 16'd2;
                             end
                end
                // DECODE Stage
                77 becode stage

always @(*) begin

if (current_state == DECODE) begin

opCode = IR[15:12];

Rd = IR[11:8];

Rs1 = IR[7:4];
130
131
                              Rs2 = IR[3:0];
                       end
                end
```

```
134
135
          end
136
137
          // EXECUTE Stage
          always @(*) begin
    if (current_state == EXECUTE) begin
138
139
                   case (ALUop)
140
                       3'b000: ALUresult = readData1 + readData2;
141
                        3'b001: ALUresult = readData1 - readData2;
142
                       3'b010: ALUresult = readData1 & readData2;
143
                       3'b011: ALUresult = readData1 | readData2;
3'b100: ALUresult = readData1 ^ readData2;
144
145
                       default: ALUresult = 16'b0;
                   endcase
146
147
               end
          end
148
149
      always @(posedge clk) begin
150
151
          if (current_state == MEM_ACCESS) begin
               if (MemRd) begin
152
                   memData <= dm.dataMemory[RF.register[Rs1]]; // Load data</pre>
153
                   $display("LOAD: Address = %h, Data = %h", RF.register[Rs1], memData);
154
               end
155
               if (MemWr) begin
156
                   dm.dataMemory[RF.register[Rs1]] <= RF.register[Rd]; // Store data</pre>
157
                   $display("STORE: Address = %h, Data = %h", RF.register[Rs1], RF.register[Rd]);
158
               end
159
          end
160
      end
161
      // WRITE-BACK Stage
162
      always @(posedge clk) begin
163
          if (current_state == WRITE_BACK) begin
164
              if (RegWr) begin
165
                   if (MemRd) begin
166
                       writeData <= memData; // Write loaded data to Reg[Rd]
167
                   end else begin
168
                      writeData <= ALUresult; // Write ALU result to Reg[Rd]
169
                   end
170
                   RF.register[Rd] <= writeData; // Write-back to register
              end
172
          end
173
174
      end
      endmodule
177
```

```
252
253
254
255
256
                     4'b0010:
                      begin
                          RegWr = 1;
                          MemRd = 0;
                          MemWr = 0;
257
                          ALUop = 3'b010;
258
259
                     end
                     4'b0011:
260
                     begin
261
262
                          RegWr = 1;
                          MemRd = 0;
263
                          MemWr = 0;
264
265
                          ALUop = 3'b011;
                      end
266
                      4'b0100: begin
267
268
                          RegWr = 1;
                          MemRd = 0;
269
                          MemWr = 0;
270
271
272
273
274
275
276
277
278
279
280
                          ALUop = 3'b100;
                     end
                     4'b0101: begin
                          RegWr = 1;
                          MemRd = 1;
                          MemWr = 0;
                          ALUop = 3 bxxx;
                     end
                      4'b0110:
                     begin
                          RegWr = 0;
281
                          MemRd = 0;
282
283
                          MemWr = 1;
                          ALUop = 3'bxxx;
284
                     end
285
286
                      default:
                      begin
287
                          RegWr = 0;
                          MemRd = 0;
288
289
                          MemWr = 0;
                          ALUop = 3 b000;
290
291
292
                     end
                      endcase
293
                      end
294
295 endmodule
```

Design:




Figure 1: Design

Test cases and Simulation results

Test Bench:

```
module test MCP;
            wire [2:0] current_state;
wire [2:0] next_state;
wire [15:0] PC;
wire [15:0] IR;
                    [15:0] ALUresult;
            wire [15:0] memData;
wire [15:0] writeData;
            // Instantiate the MCP module
MCP uut (
    .clk(clk),
    .reset(reset),
    .current_state(current_state),
    .next_state(next_state),
    .PC(PC),
    .IR(IR),
    All result (All result)
                  .ALUresult(ALUresult),
.memData(memData),
.writeData(writeData)
            // Clock generation
always #5 clk = ~clk; // 10 ns clock period
            // Testbench procedure
                 // Initialize inputs
clk = 0;
reset = 0;
                 // Apply reset
#10 reset = 1;
375
376
                 // Initialize data memory with test values
                 uut.dm.dataMemory[0] = 16'h0001;
                 uut.dm.dataMemory[1] = 16'h0002;
uut.dm.dataMemory[2] = 16'h0003;
378
379
                 uut.dm.dataMemory[3] = 16'h0004;
180
                 uut.dm.dataMemory[4] = 16'h0005;
381
                 uut.dm.dataMemory[5] = 16'h0006;
382
383
                 uut.dm.dataMemory[6] = 16'h0007;
384
                 uut.dm.dataMemory[7] = 16'h0008;
                 // Add more initial values if needed
386
387
                         // Populate the instruction memory with more memory operations
                        // Populate the instruction memory with more memory operations
uut.IM.memory[0] = 16'b01010001000100001; // LOAD R2, [R1] (Load from address in R1)
uut.IM.memory[1] = 16'b011000100010010010; // STORE R3, [R2] (Store to address in R2)
uut.IM.memory[2] = 16'b0101001100100011; // LOAD R4, [R3] (Load from address in R3)
uut.IM.memory[3] = 16'b01100011001010100; // STORE R5, [R4] (Store to address in R4)
uut.IM.memory[4] = 16'b010101000010011; // LOAD R6, [R5] (Load from address in R5)
uut.IM.memory[5] = 16'b011001000010110; // STORE R7, [R6] (Store to address in R6)
uut.IM.memory[6] = 16'b0101010010010111; // LOAD R8, [R7] (Load from address in R7)
uut.IM.memory[7] = 16'b011001010010111000; // STORE R9, [R8] (Store to address in R8)
389
190
                         // Allow some time for the MCP module to execute
398
                         #400:
101
                         // Finish the simulation
102
103
                 end
104
105
                 // Monitor signals for debugging
106
                 initial begin
                        $monitor("Time: %0d | State: %b | PC: %h | IR: %h | ALUresult: %h | memData: %h | writeData: %h",
                                          $time, current_state, PC, IR, ALUresult, memData, writeData);
108
                 end
         endmodule
```

Figure 2: Test Bench

Results:

```
** From Property Common Proper
```

```
* # KERNEL: STORE: Address = 0006, Data = 000a
# KERNEL: Time: 305 |
                       State: 000
                                   | PC: 0010 |
                                                IR: 60a1
                                                           ALUresult: 000a
                                                                             memData: 0003
                                                                                              writeData: 000a
                                     PC: 0012
, # KERNEL: Time: 315
                       State: 001
                                                IR: xxxx
                                                           ALUresult: 000a
                                                                              memData: 0003
                                                                                              writeData: 000a
, # KERNEL: Time: 325
                       State: 000
                                                IR: xxxx
                                                           ALUresult: 000a
                                                                              memData: 0003
                                                                                              writeData: 000a
                                     PC: 0012
# KERNEL: Time: 335
                        State:
                              001
                                     PC:
                                         0014
                                                IR: xxxx
                                                           ALUresult: 000a
                                                                              memData:
                                                                                       0003
                                                                                              writeData:
                                                                                                          000a
, # KERNEL: Time: 345
                       State: 000
                                     PC: 0014
                                                IR: xxxx
                                                           ALUresult: 000a
                                                                              memData: 0003
                                                                                              writeData: 000a
, # KERNEL: Time: 355
                       State: 001
                                     PC: 0016
                                                IR: xxxx
                                                           ALUresult: 000a
                                                                              memData: 0003
                                                                                              writeData: 000a
                                                           ALUresult: 000a
# KERNEL: Time: 365
                        State: 000
                                     PC: 0016
                                                IR: xxxx
                                                                              memData: 0003
                                                                                              writeData: 000a
, # KERNEL: Time: 375
                       State: 001
                                     PC: 0018
                                                IR: xxxx
                                                           ALUresult: 000a
                                                                              memData: 0003
                                                                                               writeData: 000a
                                                           ALUresult: 000a
                                     PC: 0018
# KERNEL: Time: 385
                       State: 000
                                                IR: xxxx
                                                                              memData: 0003
                                                                                              writeData: 000a
                                    PC: 001a | IR: xxxx
PC: 001a | IR: xxxx
, # KERNEL: Time: 395
                       State: 001
                                                IR: xxxx
                                                           ALUresult: 000a
                                                                              memData: 0003
                                                                                              writeData: 000a
# KERNEL: Time: 405
                       State: 000
                                                           ALUresult: 000a
                                                                              memData: 0003
                                                                                              writeData: 000a
# RUNTIME: Info: RUNTIME_0070 MCP.v (402): $stop called.
```




Figure 3: Results

Initially the pc starts at 0 and the IR stores the instruction in the 0 address which is 6323 and stores the value of R3 which is 3 on the data memory with as address of 4 since this is value loaded into R1 and as shown in the wave form the processor has successfully done this instruction since writeData is 3 which is the data will be written back on the memory.

Then, when pc is 2 the IR is 5323 which is supposed to load the value of memory[4] since 4 is the value inside R2, now the value of memory[4] is 3 since this is what we stored in it in the previous instruction so the memData should be 3 which is correct as shown in the wave form.

The results in ALU operations are correctly performed note that when the pc is 8 the IR is 0028 (with a bit of delay) which is the value we initially stored in the instruction memory this instruction is ADD R0 R2 R8 and the values in R2, R8 are 4,9 respectively so the ALUresult is expected to be 10 which is true and the result was successfully loaded into the writeData to be loaded into the result register (Rd), proving the ability of the processor in performing arithmetic operations.

The remaining instructions are handled similarly, proving the efficiency of the processor.

Conclusion and future work

In this project, we successfully designed and verified a multi-cycle processor that proved its ability of handling instructions over several clock cycles. The design was implemented using Verilog designing multiple modules such as Memory, Data path, Control unit and a top module combining them all, each stage functioned correctly from FETCH to WRITE-BACK ensuring correct execution. For future improvements, the processor could be improved by adding additional ALU operations for wider arithmetic functions, as well as providing conditional instructions such as jump and branch. These improvements would increase the processor's capability to handle complex tasks and increase its efficiency and adaptability for more varied tasks.