
3.460 ns
Name
Value
i
1
s[2:0]
0
[2]
0
[1]
0
[0]
0
o[7:0]
01
[7]
0
[6]
0
[5]
0
[4]
0
[3]
0
[2]
0
[1]
0
[0]
1
0.000 ns
200.000 ns
400.000 ns
600.000 ns
800.000 ns
0
1
2
3
4
5
6
7
0
1
01
02
04
08
10
20
40
80
01
02


1to8_1to2 - [C:/Users/raghava guptha/1to8_1to2/1to8_1to2.xpr] - Vivado 2023.2
File Edit Flow Tools Reports Window Layout View Help
Quick Access
Ready
Default Layout
Flow Navigator
PROJECT MANAGER
Settings
Add Sources
Language Templates
IP Catalog
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Report Noise
Schematic
ELABORATED DESIGN - xc7a35tcpg236-1
Sources
Netlist
Source File Properties
Project Summary
Schematic
1to8_1to2.v *
7 Cells
12 I/O Ports
18 Nets
d1
d2
d3
d4
d5
d6
d7
demux_2tol
i
s
o[1:0]
s[2:0]
o[7:0]
Tcl Console
Messages
Log
Reports
Design Runs
84°F
Partly cloudy
Search
ENG
IN
7:15 PM
6/15/2025


1to8_1to2 - [C:/Users/raghava guptha/1to8_1to2/1to8_1to2.xpr] - Vivado 2023.2
File Edit Flow Tools Reports Window Layout View Help
Quick Access
Ready
Default Layout
Flow Navigator
PROJECT MANAGER
Settings
Add Sources
Language Templates
IP Catalog
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Report Noise
Schematic
ELABORATED DESIGN - xc7a35tcpg236-1
Sources
Netlist
Source File Properties
Project Summary
Schematic
1to8_1to2.v *
C:/Users/raghava guptha/1to8_1to2/1to8_1to2.srcs/sources_1/new/1to8_1to2.v
1 module demux_2tol(i, s, o);
2 input i, s;
3 output reg [1:0] o;
4
5 always @(*)
6 begin
7 case(s)
8 1'b0: o = {1'b0, i};
9 1'b1: o = {i, 1'b0};
10 endcase
11 end
12 endmodule
13 module demux1to8(i, s, o);
14 input i;
15 input [2:0] s;
16 output [7:0] o;
17 wire [5:0] w;
18 demux_2tol d1(i, s[2], w[1:0]);
19 demux_2tol d2(w[0], s[1], w[3:2]);
20 demux_2tol d3(w[1], s[1], w[5:4]);
21 demux_2tol d4(w[2], s[0], o[1:0]);
22 demux_2tol d5(w[3], s[0], o[3:2]);
23 demux_2tol d6(w[4], s[0], o[5:4]);
24 demux_2tol d7(w[5], s[0], o[7:6]);
25 endmodule
Tcl Console
Messages
Log
Reports
Design Runs
1:5
Insert
Verilog
84°F
Partly cloudy
Search
ENG
IN
7:15 PM
6/15/2025


Name
Value
i
1
s[1:0]
0
[1]
0
[0]
0
o[3:0]
1
[3]
0
[2]
0
[1]
0
[0]
1
0.000 ns
200.000 ns
400.000 ns
600.000 ns
800.000 ns
1,000.000 ns
0
1
2
3
0
1
2
4
8
1

1to4_1to2 - [C:/Users/raghava guptha/1to4_1to2/1to4_1to2.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Quick Access Ready

Default Layout

Flow Navigator

PROJECT MANAGER
- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR
- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION
- Run Simulation

RTL ANALYSIS
- Run Linter
- Open Elaborated Design
  - Report Methodology
  - Report DRC
  - Report Noise
  - Schematic

ELABORATED DESIGN - xc7a35tcpg236-1

Sources | Netlist | Source File Properties

Project Summary | Schematic | 1to4_1to2.v

3 Cells 7 I/O Ports 9 Nets



Tcl Console | Messages | Log | Reports | Design Runs

84°F Partly cloudy

Search

ENG IN

7:10 PM 6/15/2025

1to4_1to2 - [C:/Users/raghava guptha/1to4_1to2/1to4_1to2.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Quick Access Ready

Default Layout

Flow Navigator

PROJECT MANAGER
- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR
- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION
- Run Simulation

RTL ANALYSIS
- Run Linter
- Open Elaborated Design
  - Report Methodology
  - Report DRC
  - Report Noise
  - Schematic

ELABORATED DESIGN - xc7a35tcpg236-1

Sources | Netlist | Source File Properties

Project Summary | Schematic | 1to4_1to2.v

C:/Users/raghava guptha/1to4_1to2/1to4_1to2.srcs/sources_1/new/1to4_1to2.v

```
1  module demux_2tol(i, s, o);
2      input i, s;
3      output reg [1:0] o;
4
5      always @(*)
6      begin
7          case(s)
8              1'b0: o = {1'b0, i};
9              1'b1: o = {i, 1'b0};
10         endcase
11     end
12 endmodule
13
14 module demux1to4_2tol(i, s, o);
15     input i;
16     input [1:0] s;
17     output [3:0] o;
18     wire [1:0] w;
19
20     demux_2tol d1(i, s[1], w);
21     demux_2tol d2(w[0], s[0], o[1:0]);
22     demux_2tol d3(w[1], s[0], o[3:2]);
23 endmodule
```

Tcl Console | Messages | Log | Reports | Design Runs

84°F Partly cloudy

Search

ENG IN

7:09 PM 6/15/2025