

full\_adder - [C:/Users/raghava gupta/full\_adder/full\_adder.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access

Ready

Default Layout

ELABORATED DESIGN - xc7a35tcbg236-1

Project Summary x Schematic x full\_adder.v x

3 Cells 5 I/O Ports 8 Nets

ha1

a b

carry sum

ha2

a b

carry sum

cin

RTL\_OR

carry\_I

I0 I1

O

carry

sum

Tcl Console Messages Log Reports Design Runs

full\_adder - [C:/Users/raghava.guptha/full\_adder/full\_adder.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess Ready

Flow Navigator ELABORATED DESIGN - xc7a35tcbg236-1

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design
  - Report Methodology
  - Report DRC
  - Report Noise
- Schematic

Source File Properties


Project Summary Schematic full\_adder.v

C:/Users/raghava.guptha/full\_adder/full\_adder.srscs/sources\_1/new/full\_adder.v


```
1 module h_a(a, b, sum, carry):
2     input a, b;
3     output reg sum, carry;
4
5     always @(*)
6     begin
7         sum = a ^ b;
8         carry = a & b;
9     end
10 endmodule
11
12 module fa(a, b, cin, sum, carry):
13     input a, b, cin;
14     output sum, carry;
15     wire [0:2] w;
16
17     h_a ha1(a, b, w[0], w[1]);
18     h_a ha2(w[0], cin, sum, w[2]);
19     assign carry = w[1] | w[2];
20 endmodule
21
```

Tcl Console Messages Log Reports Design Runs

87°F Mostly cloudy 5:03 PM 6/15/2025



- Create Block Design
- Open Block Design
- Generate Block Design
- SIMULATION**
  - Run Simulation
- RTL ANALYSIS**
  - Run Linter
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Report Noise
    - Schematic
- SYNTHESIS**
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION**
  - Run Implementation
  - Open Implemented Design



project\_3 - [C:/Users/raghava gupta/project\_3/project\_3.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess

Implementation Complete ✓

Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design
  - Report Methodology
  - Report DRC
  - Report Noise
- Schematic

IMPLEMENTED DESIGN - xc7a35tcp236-1

Sources Netlist

- halfadder
  - Nets (8)
  - Leaf Cells (6)

Source File Properties

Select an object to see properties

Project Summary Device half\_adderv half\_adderth.v \*

C:/Users/raghava gupta/project\_3/project\_3.srscs/sources\_1/new/half\_adder.v

```
1 module halfadder(a, b, sum, carry);
2
3 input a, b;
4 output reg sum, carry;
5
6 always @(*)
7 begin
8     sum = a ^ b;
9     carry = a & b;
10 end
11
12 endmodule
13
```

Tcl Console Messages Log Reports Design Runs DRC Power Timing

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Methodology Summary

Timing Summary - impl\_1 (saved)

| Setup                                | Hold                             | Pulse Width                                 |
|--------------------------------------|----------------------------------|---|
| Worst Negative Slack (WNS): inf      | Worst Hold Slack (WHS): inf      | Worst Pulse Width Slack (WPWS): NA          |
| Total Negative Slack (TNS): 0.000 ns | Total Hold Slack (THS): 0.000 ns | Total Pulse Width Negative Slack (TPWS): NA |

87°F Mostly cloudy

Search

ENG IN

4:55 PM 6/15/2025