




Name	Value
a	0
b	0
eq	1
lt	0
gt	0



comp_1bit - [C:/Users/raghava guptha/comp_1bit/comp_1bit.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator

ELABORATED DESIGN - xc7a35tcpg236-1

Project Summary x Schematic x comp_1bitv x

4 Cells 5 I/O Ports 6 Nets

a b

RTL_XOR

RTL_INV

RTL_AND

RTL_AND

eq gt lt

Tcl Console Messages Log Reports Design Runs

comp_1bit - [C:/Users/raghava guptha/comp_1bit/comp_1bit.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Run Linter
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic

ELABORATED DESIGN - xc7a35tcpg236-1

Sources Netlist x ? _ □ □

comp_1b

- Nets (6)
- Leaf Cells (4)

Source File Properties ? _ □ □ x

Select an object to see properties


Project Summary x Schematic x comp_1bit.v x ? _ □ □

C:/Users/raghava guptha/comp_1bit/comp_1bit.srcs/sources_1/new/comp_1bit.v

```
1 module comp_1b(a, b, eq, lt, gt);
2     input a, b;
3     output eq, lt, gt;
4
5     xnor x(eq, a, b);
6     assign lt = (~a) & b;
7     assign gt = a & (~b);
8 endmodule
9
```

Tcl Console Messages Log Reports Design Runs x ? _ □ □

Name	Constraints	Status	WNS	TNS	WHS	THS	WBSS	TPWS	Total Power	Failed Routes	Methodology	RQA Score	QoR Suggestions	LUT	FF
synth_1	constrs_1	Not started													
impl_1	constrs_1	Not started													



ELABORATED DESIGN - xc7a35tcpg236-1

- Project Summary x Schematic x nand_gate.v x

- Source
- Navigation icons: Back, Forward, Find, Find Next, Find Previous, Home, Insert Component, Rotate, Zoom In, Zoom Out, Refresh.
- Statistics: 20 Cells, 9 I/O Ports, 19 Nets.
- Settings icon.

[illegible]

-
- The screenshot displays a logic diagram within the 'Source File Properties' window. The diagram is a 2-bit adder circuit. It features two primary inputs, 'a' and 'b', which are connected to a series of logic gates. The gates are organized into three main stages. The first stage consists of three 2-input gates: an OR gate (labeled 'or2_i'), an XOR gate (labeled 'xor2_i'), and an AND gate (labeled 'and2_i'). The second stage consists of three 3-input gates: an OR gate (labeled 'or3_i'), an XOR gate (labeled 'xor3_i'), and an AND gate (labeled 'and3_i'). The third stage consists of three 4-input gates: an OR gate (labeled 'or4_i'), an XOR gate (labeled 'xor4_i'), and an AND gate (labeled 'and4_i'). The outputs of these gates are connected to seven output ports: 'y_and', 'y_nand', 'y_not', 'y_nor', 'y_or', 'y_xor', and 'y_xnor'. The diagram is rendered in a green color scheme on a white background.

- Tcl Console Messages Log Reports Design Runs

- 

nand_gate - [C:/Users/raghava guptha/nand_gate/nand_gate.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator

- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Run Linter
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design

ELABORATED DESIGN - xc7a35tcbg236-1

Sources

Netlist

Source File Properties

Project Summary x Schematic x nand_gate.v x


C:/Users/raghava guptha/nand_gate/nand_gate.srcs/sources_1/new/nand_gate.v

```
1 module gates_nand(a, b, y_or, y_and, y_not, y_nand, y_nor, y_xor, y_xnor);
2   input a, b;
3   output y_or, y_and, y_not, y_nand, y_nor, y_xor, y_xnor;
4   wire [4:0] w;
5
6   nand or1(w[0], a, a);           // OR gate using NAND
7   nand or2(w[1], b, b);
8   nand or3(y_or, w[0], w[1]);
9
10  nand and2(y_and, a, b);         // AND gate
11
12  nand not1(y_not, a, a);         // NOT gate
13
14  nand nand1(y_nand, a, b);       // NAND gate
15
16  nand nor1(w[2], a, a);          // NOR gate using NAND
17  nand nor2(w[3], b, b);
18  nand nor3(w[4], w[2], w[3]);
19  nand nor4(y_nor, w[4], w[4]);
20
21  nand xor1(w[2], a, b);          // XOR gate using NAND
22  nand xor2(w[3], w[2], a);
23  nand xor3(w[4], w[2], b);
24  nand xor4(y_xor, w[3], w[4]);
25
26  nand yxnor1(y_xnor, a, b);     // XNOR gate
```

Tcl Console Messages Log Reports Design Runs



Name	Value
✓ a[2:0]	7
a[2]	1
a[1]	1
a[0]	1
✓ b[2:0]	5
b[2]	1
b[1]	0
b[0]	1
✓ s[2:0]	4
s[2]	1
s[1]	0
s[0]	0
ca	1



ass3_rca - [C:/Users/raghava guptha/ass3_rca/ass3_rca.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator

ELABORATED DESIGN - xc7a35tcbg236-1

Project Summary x Schematic x rca.v x reple_carrey_adder.v x

3 Cells 10 I/O Ports 13 Nets

The schematic shows three full adder blocks (fa1, fa2, fa3) connected in a ripple-carry configuration. The inputs are a[2:0] and b[2:0], and the output is s[2:0]. The carry-in (cin) of the first full adder (fa1) is grounded. The carry-out (ca) of each full adder is connected to the carry-in of the next full adder. The final carry-out (ca) is connected to the output s[2:0].

Tcl Console Messages Log Reports Design Runs

ass3_rca - [C:/Users/raghava guptha/ass3_rca/ass3_rca.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Run Linter
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic

ELABORATED DESIGN - xc7a35tcbg236-1

Sources

Netlist

Source File Properties

Project Summary x Schematic x rca.v x repple_carrey_adder.v x

C:/Users/raghava guptha/ass3_rca/ass3_rca.srcs/sources_1/new/repple_carrey_adder.v

```
1 module fa(a, b, cin, s, ca);
2   input a, b, cin;
3   output reg s, ca;
4
5   always @(*)
6   begin
7       s = a ^ b ^ cin;
8       ca = (a & b) | (cin & (a ^ b));
9   end
10 endmodule
11
12 module rpc_adder(a, b, s, ca);
13   input [2:0] a, b;
14   output [2:0] s;
15   output ca;
16   wire [2:0] w;
17
18   fa fa1(a[0], b[0], 1'b0, s[0], w[0]);
19   fa fa2(a[1], b[1], w[0], s[1], w[1]);
20   fa fa3(a[2], b[2], w[1], s[2], ca);
21 endmodule
22
```

Tcl Console Messages Log Reports Design Runs