

8to1_mux - [C:/Users/raghava.guptha/8to1_mux/8to1_mux.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess

Ready

Default Layout

Flow Navigator

ELABORATED DESIGN - xc7a35tcbg236-1

Project Summary x Schematic x 8to1_mux.v x

3 Cells 12 I/O Ports 14 Nets

The schematic diagram illustrates an 8-to-1 multiplexer implementation. It features three multiplexer blocks: two 4-to-1 multiplexers (m1 and m2, both labeled 'mux_4to1') and one 2-to-1 multiplexer (m3, labeled 'mux_2to1').

- Inputs:** Two 8-bit inputs, $i[7:0]$ and $s[2:0]$, are shown on the left. $i[7:0]$ is split into two 4-bit segments, $i[3:0]$ and $i[1:0]$. $s[2:0]$ is split into two 2-bit segments, $s[1:0]$ and s .
- Block m1 (mux_4to1):** Receives $i[3:0]$ and $s[1:0]$ as inputs. Its output is y .
- Block m2 (mux_4to1):** Receives $i[3:0]$ and $s[1:0]$ as inputs. Its output is y .
- Block m3 (mux_2to1):** Receives the outputs of m1 and m2 as inputs $i[1:0]$ and s . Its output is y .

The final output y is shown on the right. The diagram uses green lines to represent the signal paths between the blocks and inputs.

Tcl Console Messages Log Reports Design Runs

8to1_mux - [C:/Users/raghava.guptha/8to1_mux/8to1_mux.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess Ready

Flow Navigator ELABORATED DESIGN - xc7a35tpg236-1

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic


Source File Properties


Project Summary x Schematic x 8to1_mux.v x


C:/Users/raghava.guptha/8to1_mux/srcs/sources_1/new/8to1_mux.v

```
17 module mux_2to1(i, s, y); // 2-to-1 mux
18     input [1:0] i;
19     input s;
20     output reg y;
21
22     always @(*) begin
23         if (s == 0)
24             y = i[0];
25         else
26             y = i[1];
27     end
28 endmodule
29
30 module mux_8to1(i, s, y); // 8-to-1 mux
31     input [7:0] i;
32     input [2:0] s;
33     output y;
34
35     wire [1:0] w;
36
37     mux_4to1 m1(i[3:0], s[1:0], w[0]);
38     mux_4to1 m2(i[7:4], s[1:0], w[1]);
39     mux_2to1 m3(w[1:0], s[2], y);
40 endmodule
41
```

Tcl Console Messages Log Reports Design Runs







4to1_mux - [C:/Users/raghava.guptha/4to1_mux/4to1_mux.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess Ready

Flow Navigator ELABORATED DESIGN - xc7a35tcbg236-1

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
- Schematic

Source File Properties

Project Summary x Schematic x 4to1_mux.v x

C:/Users/raghava.guptha/4to1_mux/4to1_mux.srscs/sources_1/new/4to1_mux.v

```
1 module mux_4to1(i, s, y);
2     input [3:0] i;
3     output reg y;
4     input [1:0] s;
5
6     always @(*)
7     begin
8         case (s)
9             2'b00: y = i[0];
10            2'b01: y = i[1];
11            2'b10: y = i[2];
12            2'b11: y = i[3];
13        endcase
14    end
15 endmodule
16
```

Tcl Console Messages Log Reports Design Runs

16:1 Insert Verilog

88°F Mostly cloudy

Search

5:37 PM 6/15/2025