



program_for_logic_gates - [C:/Users/raghava.guptha/program_for_logic_gates/program_for_logic_gates.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q: QuickAccess

Implementation Complete ✓

Default Layout

Flow Navigator

- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Run Linter
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design

ELABORATED DESIGN - xc7a35tcbg236-1

Project Summary x Schematic x logicgates.v x aligates_tb.v x

7 Cells 9 I/O Ports 9 Nets

Tcl Console Messages Log Reports Design Runs

program_for_logic_gates - [C:/Users/raghava.guptha/program_for_logic_gates/program_for_logic_gates.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access

Implementation Complete

Default Layout

Flow Navigator

- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Run Linter
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design

ELABORATED DESIGN - xc7a35tpg236-1

Project Summary x Schematic x logicgates.v x aligates_tb.v x

C:/Users/raghava.guptha/program_for_logic_gates/program_for_logic_gates/srcs/sources_1/new/logicgates.v

```
1 module all_gates(a, b, o);
2
3   input a, b;
4   output [6:0] o;
5
6   assign o[0] = a | b;
7   assign o[1] = a & b;
8   assign o[2] = ~a;
9   assign o[3] = ~(a | b);
10  assign o[4] = ~(a & b);
11  assign o[5] = a ^ b;
12  assign o[6] = ~(a ^ b);
13
14 endmodule
15
```

Tcl Console Messages Log Reports Design Runs

Light rain At night

Search

ENG IN

4:41 PM 6/15/2025