


HOMEWORK 8 SOLUTIONS


1.

4-to-16 binary decoder using 2-to-4 binary decoders:




Based on internal structure of the 2-to-4 decoders used:


$$Y0 = N3' N2' N1' N0'$$




$$Y5 = N3' N2 N1' N0$$



$$Y_{10} = N_3' N_2 N_1 N_0'$$




$$Y_{15} = N_3 N_2 N_1 N_0$$




Based on internal structure of the 4-to-16 decoders used:

(Here $EN = 1$)

$$Y_0 = N_3' N_2' N_1' N_0'$$




$$Y_5 = N_3' N_2 N_1' N_0$$



$$Y_{10} = N_3' N_2 N_1 N_0'$$




$$Y_{15} = N_3 N_2 N_1 N_0$$



2.

Reference 7-segment display:



Here are some examples: (Truth table can include any 4 capital letters)

8

0

E

F

Truth table:

digit/alphabet	A ₃	A ₂	A ₁	A ₀	Y _a	Y _b	Y _c	Y _d	Y _e	Y _f	Y _g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	0	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	0	1	1
A	1	0	1	0	1	1	1	0	1	1	1
C	1	0	1	1	1	0	0	1	1	1	0
E	1	1	0	0	1	0	0	1	1	1	1
F	1	1	0	1	1	0	0	0	1	1	1
-	1	1	1	0	x	x	x	x	x	x	x
-	1	1	1	1	x	x	x	x	x	x	x

Logical Expression two output functions: (Logical expressions for any 2 Ys are sufficient.)

Y_a:

		A ₁ A ₀			
		00	01	11	10
A ₃ A ₂	00	1		1	1
	01		1	1	
	11	1	1	x	x
	10	1	1	1	1


$$Y_a = A_3 + A_2 A_0 + A_1 A_0 + A_2' A_0'$$

Y_b :


		$A_1 A_0$			
		00	01	11	10
$A_3 A_2$	00	1	1	1	1
	01	1		1	
	11			x	x
	10	1	1		1

$$Y_b = A_2' A_1' + A_2' A_0' + A_3' A_1 A_0' + A_3' A_1 A_0$$

3.



4.



5.

Decoder is a digital circuit with 'n' inputs and 2^n outputs.

Demultiplexer is a digital circuit with 1 input, 'n' address lines and 2^n outputs.

Demultiplexer can be made using a decoder with following connections:

The input signal of the demultiplexer can be connected to the enable signal of the decoder and the 'n' address lines of the demultiplexer can be connected to the inputs of the decoder.

6.

Let $I_{15} I_{14} \dots I_0$ be the input signals to the 16-to-4 encoder,

Let $Y_3 Y_2 Y_1 Y_0$ be the output signals of the 16-to-4 encoder

$$Y_0 = I_1 + I_3 + I_5 + I_7 + I_9 + I_{11} + I_{13} + I_{15}$$

$$Y_1 = I_2 + I_3 + I_6 + I_7 + I_{10} + I_{11} + I_{14} + I_{15}$$

$$Y_2 = I_4 + I_5 + I_6 + I_7 + I_{12} + I_{13} + I_{14} + I_{15}$$

$$Y_3 = I_8 + I_9 + I_{10} + I_{11} + I_{12} + I_{13} + I_{14} + I_{15}$$

Let $I_{31} I_{30} \dots I_0$ be the input signals to the 32-to-5 encoder,

Let $Y_4 Y_5 Y_3 Y_2 Y_1 Y_0$ be the output signals of the 32-to-5 encoder,


$$Y_0 = I_1 + I_3 + I_5 + I_7 + I_9 + I_{11} + I_{13} + I_{15} + I_{17} + I_{19} + I_{21} + I_{23} + I_{25} + I_{27} + I_{29} + I_{31}$$

$$Y_1 = I_2 + I_3 + I_6 + I_7 + I_{10} + I_{11} + I_{14} + I_{15} + I_{18} + I_{19} + I_{22} + I_{23} + I_{26} + I_{27} + I_{30} + I_{31}$$


$$Y_2 = I_4 + I_5 + I_6 + I_7 + I_{12} + I_{13} + I_{14} + I_{15} + I_{20} + I_{21} + I_{22} + I_{23} + I_{28} + I_{29} + I_{30} + I_{31}$$

$$Y_3 = I_8 + I_9 + I_{10} + I_{11} + I_{12} + I_{13} + I_{14} + I_{15} + I_{24} + I_{25} + I_{26} + I_{27} + I_{28} + I_{29} + I_{30} + I_{31}$$

7.



8.



9.

Let the 3 input signals be A, B, C


$$S_2 = A$$

$$S_1 = B$$

$$S_0 = C$$

$$F = ABC' + AB'C + A'BC + A'B'C'$$

$$\Rightarrow D_0 = D_3 = D_5 = D_6 = 1, D_1 = D_2 = D_4 = D_7 = 0$$



10.

$$F = PQ'R' + P'QR'$$

F will be logic high only if I₀, I₁ of M₂ are logic high and are selected by select signals R, S. Hence R, S can be 00 or 01. This implies R needs to be logic low.

For I₀, I₁ of M₂ to be logic high, P, Q need to select I₁ or I₂ of M₁. Hence PQ can be 01 or 10.

$$\text{Hence } F = PQ'R' + P'QR'.$$