RISCFORGE 1TOPS RV32IM_Zicsr Core

Trap & Interrupt Architectural Verification Signoff Dossier (Milestones F0–F4)

Target Core: RV32IM_Zicsr (Single-Hart, In-Order 5-Stage)	**EDA Tool Suite:** Cadence Xcelium & IMC 24.09-s001
DUT Top Module: riscv_core/rtl/top.v (Commit 4db88fb4)	**Active Harness:** Verification/tb_core_trap_lean.sv
Execution Profile: Machine-Mode Traps, Fast Local IRQs, MTVEC WARL	**Disposition:** **SIGNED OFF (Core Boundary)**

1. Executive Summary & Verification Disposition

This dossier establishes the formal digital verification signoff for the machine-mode trap, interrupt, and CSR subsystem of the RISCFORGE 1TOPS RV32IM_Zicsr core. Verification was executed using the cycle-accurate synchronous testbench tb_core_trap_lean on the remote Cadence Xcelium 24.09 EDA environment, combining cycle-by-cycle SVA temporal assertions, dual reference machine execution in lockstep, and hardware functional coverage monitoring.

SIGNIFICANT VERIFICATION MILESTONE: 100% TRAP COMMIT COVERAGE
The core achieved **56/56 bins (100.0%)** on the trap_commits functional coverage matrix, verifying all 18 supported trap causes across both **Direct Mode (00)** and **Vectored Mode (01)** with zero SVA failures across 49 merged simulation runs.

EXPLICIT SIGN-OFF BOUNDARY & OPEN DEFECT REGISTER:
1. Open Hardware Defect (Issue #30): CORE-GHOSTSTORE in riscv_core/rtl/memory_cycle.v. When an ECALL trap coincides with a data memory hazard edge, an unretired store pulse reaches memory. Production RTL fix is scheduled for the memory controller sprint.
2. SoC Peripheral Boundary: Peripheral IP drivers (UART, SPI, I2C, Timers, GPIO) and compiled C firmware are verified in the SoC Subsystem testbench (riscforge_soc_subsystem.sv). tb_core_trap_lean signs off the CPU core boundary pins.

2. Architectural Contract vs. As-Coded Implementation

Architectural Feature	Specification Contract (RISC-V v1.11)	As-Coded Implementation (RTL Verified)
MTVEC Mode Field (Bits [1:0])	WARL. Mode 0 (Direct) sends all traps to BASE. Mode 1 (Vectored) sends sync exceptions to BASE and interrupts to BASE+4*cause. Modes 2/3 reserved.	csr_regfile.v#L188: Latches {csr_wdata[31:2], 1'b0, (csr_wdata[1:0] == 2'b01)}. Reserved modes 2 and 3 safely normalize to Mode 0.
MSIP / MSIE (Software IRQ)	Machine software interrupt. Standard profile assumes inter-hart CLINT memory-mapped register.	**WARL Read-Only Zero:** SoC ties sw_irq_i=1'b0. Storage removed from csr_regfile.v; derived strictly from pin. Issue #33 closed as designed.
MEIP / MEIE (External IRQ)	Machine external interrupt. Standard profile assumes PLIC router.	**Tied Low:** SoC connects all 13 peripherals directly to Fast Local lines. ext_irq_i=1'b0. Out-of-scope bins excluded from covergroup.
Fast Local Interrupts (Causes 16–27)	Custom/platform fast interrupts in MIP/MIE bits [27:16].	Deterministic 6-cycle entry. I2C (fast1) and UART (fast3) configured as level-sensitive; GPIO and Timers as edge/event.

3. Testbench Architecture & Oracle Dataflow



Figure 1: Ground-truth architectural dataflow verified against Git commit 4db88fb4. Non-intrusive observation taps feed dual verification channels.

4. Empirical Verification Evidence & Signoff Matrix

Four test suites comprising 49 positive simulation cases were compiled and executed in Cadence Xcelium 24.09. Every run satisfied all assertion checkpoints, committed valid trap packets, and contributed to the merged coverage model.

Suite Name	Runs	Pass / Fail	Campaign Artifact Directory	Verification Scope & Target Witnesses
Smoke Checkpoint	4	**4 / 4 PASS**	artifacts/f4_Smoke_*	Mode 0 Direct, Mode 1 Vectored Timer (0x8000011C), Mode 1 Vectored ECALL (0x80000100), Mode 3 Fallback to Direct.
Full Signoff Suite	40	**40 / 40 PASS**	f4_Full_20261114T150027Z	13 IRQ causes in Direct Mode, 13 in Vectored Mode, 5 synchronous exceptions in both modes, Reserved Modes 2 and 3, Timer-Late.
Regression Suite	9	**9 / 9 PASS**	f4_Regression_20261114T151424Z	Historical F1, F2, and F3 test cases re-verified to confirm zero functional regression after MTVEC write-logic edits.
Negative Canary Proof	1	**1 Expected Fail**	Excluded from merge	Perturbs expected vector target by +4. Caught decisively by SVA assertion (a_handler_pc). Proves checker sensitivity.
Merged Total	**49**	**49 / 49 PASS**	**f4-merge_20261114T151734Z**	**Unified Cadence IMC coverage database synthesised across all 49 passing runs with zero source drift.**

5. Coverage Analysis & Closure Audit

Coverage was audited using Cadence IMC 24.09-s001. After removing out-of-scope MEIP and MSIP bins (which are permanently tied low at the standalone SoC boundary), the architectural commit coverage achieved 100% signoff.

Covergroup / Metric Name	Covered / Total Bins	Grade (%)	Signoff Status & Disposition
trap_commits (Causes & Mode Crosses)	**56 / 56 bins**	**100.00%**	**100.0% CLOSED & SIGNED OFF**
• cause coverpoint (5 Sync, Timer, 12 Fast)	18 / 18 bins	100.00%	All supported causes exercised and verified
• vector_mode coverpoint (Mode 0 & Mode 1)	2 / 2 bins	100.00%	Both Direct and Vectored modes sampled
• cause_by_mode cross (18 causes × 2 modes)	36 / 36 bins	100.00%	Every cause verified in both Direct & Vectored
trap_status (Privilege Transitions)	**4 / 10 bins**	**40.00%**	6 bins open (single-trap stimulus constraint)
Aggregate Functional Coverage	**60 / 66 bins**	**90.91%**	**Covergroup Average Grade: 71.88%**

Technical Audit of the 6 Remaining Bins in trap_status:

The 6 uncovered bins in trap_status are due to fixture stimulus constraints rather than hardware defects:
• entry_mie.masked_entry (2'b00): Requires taking an exception with mstatus.MIE=0 (all F1/F2 runs had MIE=1).
• entry_mpie.changes[0] (2'b00) & changes[2] (2'b10): Requires capturing old MIE == 0 into MPIE on trap entry.
• entry_mpie.changes[3] (2'b11): Requires taking an interrupt when MPIE is already 1 (nested interrupts).
• return_mie.restore_disabled (2'b00) & return_mpie.set_from_zero (2'b01): Requires returning via MRET when MPIE=0.

6. Open Defect Register & Project Handoff

Tracking ID	Boundary / Module	Status	Description & Forward Engineering Plan
GitHub Issue #33	riscv_core/rtl/csr_regfile.v	**CLOSED (AS DESIGNED)**	Standalone SoC has no CLINT; MSIP/MSIE zeroed as WARL read-only zero. Formally closed on GitHub.
GitHub Issue #30	riscv_core/rtl/memory_cycle.v	**OPEN DEFECT**	Spurious store request on ECALL edge during LSU memory hazard. Combinational gate fix required in memory controller sprint.
SoC Integration	riscforge_soc_subsystem.sv	**NEXT SPRINT**	Transition from core-level pin injection to running compiled C firmware with official peripheral drivers.

Verification Signoff Authority: Antigravity Autonomous Harness

Merged DB: f4-merge_20261114T151734Z_27b4badf

Date: 2026-11-14