


## CMOS VLSI FINAL INTEGRATION

NAME: Ragul Ganesh Anitha Palanivel


B-NUMBER: B01038692

16\_Bit Accumulator:

SCHEMATIC:



LAYOUT:



## SIMULATION WAVEFORM:

The timing diagram displays 14 signals over a time range from 180µs to 226µs. The signals are:

- CLK**: A clock signal with a period of approximately 10µs.
- Vout\_1** to **Vout\_13**: 13 output signals, each with a period of approximately 10µs. The signals are square waves with varying duty cycles and phases.
- Vout\_14**: A signal that is high for the first half of the period and low for the second half.

The signals are labeled on the right side of the diagram. The time axis is labeled at the bottom with values: 180µs, 192µs, 196µs, 200µs, 204µs, 208µs, 212µs, 216µs, 220µs, 224µs, and 226µs.

