


CPU Performance Enhancements




CS2052 Computer Architecture
Computer Science & Engineering
University of Moratuwa

Dilum Bandara
Dilum.Bandara@uom.lk

Introduction



Introduction (Cont.)






Introduction (cont.)


- Pipelining
- Parallelism
- Advanced processor architectures

Pipelining – It's Natural!

- ❑ Laundry example
- ❑ Amal, Bimal, Chamal, & Dinal each have one load of clothes to wash, dry, & fold
- ❑ Washer takes 30 minutes
- ❑ Dryer takes 40 minutes
- ❑ Folder takes 20 minutes




Sequential Laundry




- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?

Pipelined Laundry – Start Work ASAP





□ Pipelined laundry takes 3.5 hours for 4 loads

Pipelining Lessons




- Pipelining doesn't reduce **latency** of a single task
- Improve **throughput** of entire workload
- Pipeline rate limited by **slowest** pipeline stage
- **Multiple** tasks operating simultaneously
- Potential speedup = **No pipe stages**
- Unbalanced lengths of pipe stages reduces speedup
- Time to **fill** pipeline & time to **drain/flush** it reduces speedup

Program Instructions



Program Instructions




Instruction Level Parallelism (ILP)

Source:


<http://mail.humber.ca/~paul.mitchaud/Pipeline.htm>

CPU Pipelines


	Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5
Instruction 1	Fetch	Decode	Execute		
Instruction 2		Fetch	Decode	Execute	
Instruction 3			Fetch	Decode	Execute




Pipelined Instruction Execution




Intel x86 Pipeline History



Pipeline With a Branch Penalty Due to a Taken Branch



Program
Instructions



PIC instructions
have a branch
penalty of 1 CC