

# Cache Mapping

- Direct
- Associative
- Set Associative

## Direct Mapping

Suppose MM size = 64 Byte \* Memory is Byte Addressable  
Cache size = 16 Byte



MM is divided into Block (frame), Cache is divided into lines (Block)

Cache line size = MM Block size


Suppose Block size = 4 Byte

No. of Block in MM =  $\frac{64}{4} = 16$  Block

No. of Lines in Cache =  $\frac{16}{4} = 4$  lines



## Physical Address





## Mapping function

$$\text{Cache Block No.} = (\text{Memory Block No.}) \bmod \text{Block}$$

$$\text{Cache Block (lines) No} = (\text{MM Block No.}) \bmod (\text{Cache No. of Block in cache})$$

So



$$(MM)_{B_0} = \text{MM Block No. zero}$$


$$(0) \bmod (4) = 0 \text{ so it will map}$$

with (Cache) B<sub>0</sub>

$$(MM)_{B_6}$$


$$6 \bmod 4 = 2 \text{ so it will map}$$

with (Cache) B<sub>2</sub>




0, 4, 8, 12	0
1, 5, 9, 13	1
2, 6, 10, 14	2
3, 7, 11, 15	3

Cache



0	0	0	0	→ will go in Cache Block 2 zero
1	0	0	0	
2	0	0	1	
3	0	0	1	
4	0	1	0	
5	0	1	0	→ will go in Cache Block 1
6	0	1	1	
7	0	1	1	
8	1	0	0	
9	1	0	0	
10	1	0	1	
11	1	0	1	
12	1	1	0	
13	1	1	0	
14	1	1	1	
15	1	1	1	



00	0, 4, 8, 12	0
11	1, 5, 9, 13	1
10	2, 6, 10, 14	2
11		3

Cache

11	01	01
11	01	00 (52)
11	01	01 (53)
11	01	10 (54)
11	01	11 (55)

Hit (53)

00		0
11	52, 53, 54, 55	1
10	40, 41, 42, 43	2
11	60, 61, 62, 63	3

10	10	
10	10	00 40
10	10	01 41
10	10	10 42
10	10	11 43

Miss

11	11	
11	11	01 60
11	11	00 61
11	11	10 62
11	11	11 63

## Disadvantage

Cache line

0

1

2

3

MM block assigned

B<sub>0</sub>, B<sub>4</sub>, B<sub>8</sub>, B<sub>12</sub>

B<sub>1</sub>, B<sub>5</sub>, B<sub>9</sub>, B<sub>13</sub>

B<sub>2</sub>, B<sub>6</sub>, B<sub>10</sub>, B<sub>14</sub>

B<sub>3</sub>, B<sub>7</sub>, B<sub>11</sub>, B<sub>15</sub>

B <sub>0</sub>	0
	1
	2
	3

Suppose B<sub>0</sub> is mapped to line 0  
The CPU want to Access B<sub>4</sub>. we have  
to Replace B<sub>0</sub> and then only we  
can place B<sub>4</sub>.

There is free space in cache but  
we can't use.

So, Cache misses are very high