Q1.

Official as at at sa finit

Here 21 bits are taken by the three registers. Find its also given that we need to expand exceeds and furt fields to encode them.

Therefore, total length of the instruction would be greater than 32 bits. This new formal took is enough for the increased number of instruction as the length of operate is increased number of instruction as the length of operate is increased and also of register so was increased variety of instructions can be performed.

b) ) 8 . suggisters

Length of engister field = log\_2(8) = 3

Spende as at rd sa. fund

[6] 3 3 3 5 6

Total length = 26 bits

2) 10 bit immediate constants.

0 h _ l.	8.3	ut	Limine	30	funt
6	5	5	10	5	6
Btal 1	angth	. 3	57 bil	۵.	

2) 128 registers

Longth of register - log (128) = 7


Church rs et rd sa funct

G 7 7 7 5 G


Total length = 37 bits.

Inner loop a the loop we see that outer loop & 2 after. The ayele heeded to execute these are 4+5+4=13 & 4+5=9, for a what of 22 cycles per iteration i.e 22N cycles. The inner loop require. N+5+3+1+1+3-14 cycles pr iteration of it begins N2 times for total of 14N2 cycles. 2. Total m of cycles =  $22N + 14N^2$ Overall execution Aine = N(22 + 14N) me  $2 \times 10^9$ 

3	OHÎ t1, t0 25
	· Heat we are using PC
9	In problem is that we are using PC relative addlessing, so if that add.
	relative addelssing, son't be able
4,	3s too fer away, we won't be able
- 4	to use 16 bits to accept to wisco at the
	relative to PC.
(5)	10 / / / / / / / / / / / / / / / / / / /
gcd:	addi \$sp, \$sp, -4 # create 4 word long stk frame
7	move \$ to, \$ sp # simply Trust sp
	SW fra (\$Sp) = save the Return Add
	beg, \$91 \$ 2000 exit gcd # if \$90,=0 got exit.gcd
	aiv \$ 90 \$ 91 - 20 pay 184, 111 4 1
4 .	m thi \$ t 1 # \$ t 1 = H;
	more \$90, 891 # 800 = 891
73,	more 991 9t1 # 891=9t1
2 - 1	jal gcd # go to gcd
	A A A A A A A A A A A A A A A A A A A
exit-	god: nove \$40, \$90 # \$10-\$90
7	IN Bra O(\$SP) & restor RA
Calleng Fair	addi \$5p, \$p, 4 # adjust 8th ptr
	jr \$ra
(6)	one way to implement begin \$50, \$51, \$52
	bul \$50, \$51, skip // if (501 = 51) => 8kip
	Jr \$52 / branch to \$52
	Jr \$52 U branch to \$52
	nop ± nop
skip.	



Or it has 3 register parameters
We can use opcode o & any funct
value that has not yet been assigned. Por 31 reduce tode size 9 implement in Hw can save a beauch. Might slow down decale login/ other parts of pipeline of can be inplement with existing justicution



The necessary changes to the datapath and control are shown in red.

For the datapath, we need a bigger 4-input multiplexer at the input of the PC. The first input is used to increment the PC. The second input is used for taken branches, where the branch target is PC-relative. The third input is used to jump register, where the input to the PC comes from a general-purpose register, and the fourth input is used for jump instructions.

Our focus here is on the implementation of the JALR instruction. Part of this instruction is to jump to register 'Rs', so we must ensure that we add a path from the output of register Rs (first ALU input) back to the PC multiplexer input. This path is shown in red for clarity.

We need a 'JReg' (Jump Register) control signal to jump according to the value of register 'Rs'. This signal is best generated by the ALU control logic, since it depends on the function field. This control signal is shown in red and is used as an input to the 'PC Control' logic. The 'PC Control' logic generates the 'PCSrc' control signal, which is used to control the 4-input multiplexer at the input of the PC. When JReg is equal to '1', PCSrc will be '10' to select the value of register Rs as input to PC.

We also need to store PC+4 in register Rd. To accomplish this, we need another multiplexer (shown in red) to select between the incremented PC and the ALU result to be placed on BusW. Again here, multiple solutions exist.

We must add a path from the output of the incremented PC to the input of this new multiplexer. This path is shown in red in the above diagram. Another control signal called 'RA' (Return Address) selects between the incremented PC and the ALU result. The MemtoReg multiplexer selects between the output of the 'RA' multiplexer and the Data Memory output to place on BusW.

The main control signals for the JALR instruction are the same for other R-type instructions, such as ADD and SUB. These control signals are shown in the table below:

Instr.	RegDst	RegWrite	ALUSre	ALUOp	MemWrite	MemtoReg	Branch	Jump
JALR	Rd = 1	Lij.	Rt = 0	R-type	0	70	0	0

The ALU Control signals for the JALR instruction are shown below. JReg = 1 and RA = 1. ALUCtrl is a don't care.

ALUOp	func	JReg	RA	ALUCtrl
R-type	JALR	1	1	X

......

8i. What is the total delay for each instruction class and the clock cycle for the single-cycle CPU design?

Instruction Class	Instruction Memory	Register Read	ALU Operation	Data Memory	Register Write	Total
ALU	190	150	190		150	680 ps
Load	190	150	190	190	150	870 ps
Store	190	150	190	190		720 ps
Branch	190	150	190			530 ps
Jump	190					190 ps
Mul/div	190	150	550		150	1040 ps

Clock cycle = 1040 ps determined by the longest delay.

ii. Assume we fix the clock cycle to 200 ps for a multi-cycle CPU, what is the CPI for each instruction class and the speedup over a fixed-length clock cycle? Note that this implies that multiply and divide operations will be performed in multiple cycles.

Instruction Class	CPI
ALU	4
Load	5
Store	4
Branch	3
Jump	2
Mul/div	6

Average CPI= 4\*0.3 + 5\*0.15 + 4\*0.15 + 3\*0.15 + 2\*0.1 + 6\*0.15=4.1Note that we assumed that load and store instructions have equal percentage. Speedup = 1040 ps / (4.1\*200 ps) = 1.268.