
HW4 Report


This report includes test runs of instructions in the processor. The simulation results are shown by giving the input files and output files.

Run 1:


addn: \$3 = \$3 + \$5 \$28 = 2




subn: \$3 = \$3 - \$6 \$29 = 3




andn: \$3 = \$3 & \$5 \$30 = 1




orn: \$3 = \$3 | \$5 \$31 = 2



sw: M[\$3 + SignExtImm(0)] = \$5 (content of \$3 is 1'b1)




lw: \$13 = M[\$3 + SignExtImm(0)] (content of \$3 is 1'b1)




Run 2:


addn: \$3 = \$3 + \$5 \$28 = 3




subn: \$3 = \$3 - \$6 \$29 = 2




andn: \$3 = \$3 & \$5 \$30 = 3






sw: M[\$3 + SignExtImm(0)] = \$5 (content of \$3 is 2'b11)



lw: \$13 = M[\$3 + SignExtImm(0)] (content of \$3 is 2'b11)



How the new R-Type instructions were implemented:

(Sorry for the bad drawing)

