

③

As in project 1 I used gm/Id Methodology to Size of transistor and currents.

Same Methodology I used here and I used Same transistor size for Differential stage and for CMFB

⇒ for transistor characterisation

I calculate  $g_m$  vs  $\frac{g_m}{I_d}$ ,  $\frac{g_m}{I_d}$  vs  $\frac{I_d}{W}$  for different different length ( $1\mu m, 2 \times 1\mu m, 3 \times 1\mu m \dots$ ) at different biasing for both PMOS and NMOS and then Curve fit and interpolation.


⇒ for NO peaking I assume  $PM > 60^\circ$

⇒ for Steady State error less  $< 1\%$ . take gain  $> 40dB$  (as shown in next page)


Steady State error  $< 1\%$

$$\frac{1}{|DC \text{ loop gain}|} \leq \frac{1}{100}$$

$$DC \text{ loop gain} > 100 \Rightarrow \text{loop gain} \geq 40dB$$




Block Diagram



Block Diagram for DC loop gain

$$A_0 = \frac{g_{m1}}{G_2} \cdot \frac{g_{m2}}{G_L} = \text{DC loop gain}$$

$$\text{loop gain} = \frac{g_{m1}}{g_{ds2} + g_{ds4}} \times \frac{g_{m2}}{g_{ds5} + g_{ds6} + G_L}$$



Assume Phase Margin  $> 60^\circ$  so that there is no peaking

Take  $PM = 76^\circ$  (with margin) and taking  $\omega_u = 50 \text{ MHz}$

$$\Rightarrow PM = 90^\circ - \tan^{-1}\left(\frac{\omega}{P_2}\right) = 50 \text{ MHz}$$

$$76^\circ = 90^\circ - \tan^{-1}\left(\frac{\omega}{P_2}\right)$$

$$\frac{\omega_u}{P_2} = \tan(14^\circ) = 0.2493$$

$$\Rightarrow P_2 = 1260.165 \times 10^6 \text{ rad/sec}$$

$$P_2 = g_{m2} \Rightarrow g_{m2} = 1260.165 \times 10^6 \times 5 \times 10^{-12} = 6.3 \text{ m/s}$$

$$\Rightarrow \text{Assume } C_c \text{ some \% of } C_L = 3 \text{ pF}$$

$$\Rightarrow g_{m1} = \omega_c \times C_c = 100\pi \times 3 \times 10^{-12} = 0.942 \text{ m/S}$$

$$\text{From } g_{m1}/g_{ds1} \text{ Vs } \frac{g_m}{I_d} / \text{for } L = 480 \text{ nm} \quad \text{assume } g_{ds1} = g_{ds2} = 12.4 \mu\text{S}$$

$$\frac{g_{m1}}{g_{ds1}} = 75.8$$

$$\text{Corresponding } g_m/I_d = 11.7 \Rightarrow I_d = 80.55 \mu\text{A}$$

$$\text{and from } \frac{g_m}{I_d} \text{ Vs } \frac{I_d}{W}$$

$$\frac{I_d}{W} = 15 \Rightarrow W = 5.37 \mu\text{m}$$

$$\Rightarrow \text{for Second Stage at } L = 240 \text{ nm}$$

$$\text{from } \frac{g_{m2}}{g_{ds2}} = 36.9 \Rightarrow g_{ds2} = 1.7 \times 10^{-4} \text{ S}$$

$$\text{Corresponding } \frac{g_{m2}}{I_d} = 18.1$$

$$\Rightarrow I_d = 348 \mu\text{A}$$

$$\text{Corresponding } \frac{I_d}{W} \left( \frac{g_{m2}}{I_d} \text{ Vs } \frac{I_d}{W} \right)$$

$$\frac{I_d}{W} = 1 \Rightarrow W = 348 \mu\text{m}$$

$$A_0 = \frac{g_{m1} g_{m2}}{2 g_{ds1} (g_{ds2} + G_L)}$$

$$\left\{ g_{ds} + G_L = 1.7 \times 10^{-4} + 10 \times 10^{-3} \right.$$

$$= \frac{0.946 \times 10^{-3} \times 6.9 \times 10^{-3}}{2 \times 12.4 \times 10^{-6} \times 2.7 \times 10^{-4}}$$


$$A_0 = 886.29$$

$$\Rightarrow \left( \frac{I_d}{W} \right)_5 = \left( \frac{I_d}{W} \right)_{3,4} \quad \text{So that no DC offset}$$

$$1 = \left( \frac{80 \mu A}{W} \right)$$

$$\Rightarrow W = 80 \mu m$$

Now biasing and Sizing of Tail Transistors



Choose the W.L So that it mirror in proper way

$\Rightarrow$  for CMFB2

I design P-MOS input 2 stage miller amplifier. Similar fashion I design the sizes of transistor and calculation are below

$\Rightarrow$  Assume  $PM = 70^\circ$

$$70 = 90^\circ - \tan^{-1}\left(\frac{\omega_u}{P_2}\right)$$

$$\frac{\omega_u}{P_2} = 0.3639 \Rightarrow P_2 = \frac{\omega_u}{0.3639}$$

$$P_2 = \frac{g_{m2}}{C_L} = \frac{\omega_u}{0.3639}$$

$$g_{m2} = 4.57 \text{ mS}$$

$$\omega_u = \frac{g_{m1}}{C_C} \quad (C_C = 3 \text{ pF})$$

$$g_{m1} = 0.999 \text{ mS}$$

from  $g_m/g_{ds}$  Vs  $\frac{g_m}{I_d}$  for  $L = 240 \text{ nm}$

$$\frac{g_{m1}}{g_{ds}} = 34.88 \quad \text{Corresponding} \quad \frac{g_{m1}}{I_d} = 9.12$$

$$\Rightarrow I_d = 109.54 \mu\text{A}$$

$$\Rightarrow \frac{I_d}{W} = 7.2 \Rightarrow W = 15.20 \mu\text{m}$$

for second stage  $(L = 480)$

$$\frac{g_{m2}}{g_{ds}} = 70.17 \Rightarrow \frac{g_{m2}}{I_d} = 9.687$$

$$\Rightarrow I_d = 472.10 \mu A \quad \text{Corresponding } \frac{I_d}{W} = 20.188$$

$$\frac{I_d}{W} = 20.188 \Rightarrow W = 23.39 \mu m$$

$$\left(\frac{I_d}{W}\right)_{\text{first Stage}} = \left(\frac{I_d}{W}\right)_{\text{second Stage}}$$

$$20.188 = \frac{I_d}{W} \Rightarrow W = \frac{109.54 \mu A}{20.188}$$

$$\boxed{W = 5.42 \mu m}$$

But the gain for 1st stage was not as required value so I tweak the size of transistor and  $C_c$  Capacitor for PM and NM.

④ Block level design

	$G_m$	$R_c(\Omega)$	$C_c$	$G_1$
First stage	0.942 m/s	158.7	2.5 pF	248 $\mu s$
Second stage	6.3 m/s			27 $\mu s$
CMFB 1	0.942 m/s	—	0.1 pF	—
CMFB 2	0.999 m/s	18 M $\Omega$	200 pF	—



## ② Transistor level design


Transistor	width(um)	length(um)
M <sub>1</sub>	19.5	0.480
M <sub>2</sub>	19.5	0.480
M <sub>3</sub>	80	0.240
M <sub>4</sub>	80	0.240
M <sub>5</sub>	348	0.240
M <sub>6</sub>	348	0.240
M <sub>7</sub>	4.5	0.240
M <sub>8</sub>	348	0.240
M <sub>9</sub>	4.5	.240
M <sub>10</sub>	2.63	0.480
M <sub>11</sub>	2.63	0.480
M <sub>12</sub>	5.37	0.480
M <sub>13</sub>	15.20	0.240
M <sub>14</sub>	80	0.240
M <sub>15</sub>	80	0.240
M <sub>16</sub>	15.20	0.240
M <sub>17</sub>	19	4.415
M <sub>18</sub>	14.44	4.415
M <sub>19</sub>	5.42	0.480
M <sub>20</sub>	5.42	0.480
M <sub>21</sub>	0.120	480
M <sub>22</sub>	438	4.415

f


Name:	m1	m2	m3	m4	m5	m6	m7	m9
Model:	cmosn	cmosn	cmosp	cmosp	cmosp	cmosp	cmosn	cmosn
Id:	8.05E-05	8.05E-05	-8.05E-05	-8.05E-05	-3.63E-04	-3.63E-04	3.63E-04	3.63E-04
Vgs:	3.93E-01	3.93E-01	-3.73E-01	-3.73E-01	-3.69E-01	-3.69E-01	6.38E-01	6.38E-01
Vds:	6.22E-01	6.22E-01	-3.69E-01	-3.69E-01	-5.93E-01	-5.93E-01	6.07E-01	6.07E-01
Vbs:	-2.10E-01	-2.10E-01	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00
Vth:	2.61E-01	2.61E-01	-3.30E-01	-3.30E-01	-3.25E-01	-3.25E-01	2.88E-01	2.88E-01
Vdsat:	9.47E-02	9.47E-02	-8.80E-02	-8.80E-02	-8.89E-02	-8.89E-02	2.04E-01	2.04E-01
Gm:	1.60E-03	1.60E-03	1.55E-03	1.55E-03	6.96E-03	6.96E-03	1.81E-03	1.81E-03
Gds:	1.08E-05	1.08E-05	4.01E-05	4.01E-05	1.75E-04	1.75E-04	5.32E-05	5.32E-05
Gmb:	1.92E-04	1.92E-04	2.15E-04	2.15E-04	9.54E-04	9.54E-04	2.12E-03	2.12E-03
Cbd:	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00
Cbs:	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00	0.00E+00
Cgsov:	7.86E-15	7.86E-15	3.10E-14	3.10E-14	1.35E-13	1.35E-13	1.80E-15	1.80E-15
Cgdov:	7.86E-15	7.86E-15	3.10E-14	3.10E-14	1.35E-13	1.35E-13	1.80E-15	1.80E-15
Cgbov:	4.59E-17	4.59E-17	2.25E-17	2.25E-17	2.25E-17	2.25E-17	2.19E-17	2.19E-17
dQgdVgb:	9.30E-14	9.30E-14	1.95E-13	1.95E-13	8.47E-13	8.47E-13	1.26E-14	1.26E-14
dQgdVdb:	-7.87E-15	-7.87E-15	-2.88E-14	-2.88E-14	-1.25E-13	-1.25E-13	-1.79E-15	-1.79E-15
dQgdVsb:	-8.12E-14	-8.12E-14	-1.56E-13	-1.56E-13	-6.80E-13	-6.80E-13	-1.73E-14	-1.73E-14
dQddVgb:	-3.94E-14	-3.94E-14	-8.20E-14	-8.20E-14	-3.57E-13	-3.57E-13	-5.34E-15	-5.34E-15
dQddVdb:	7.88E-15	7.88E-15	3.00E-14	3.00E-14	1.30E-13	1.30E-13	1.80E-15	1.80E-15
dQddVsb:	3.59E-14	3.59E-14	5.92E-14	5.92E-14	2.58E-13	2.58E-13	7.36E-15	7.36E-15
dQbdVgb:	-1.41E-14	-1.41E-14	-3.06E-14	-3.06E-14	-1.33E-13	-1.33E-13	-1.90E-15	-1.90E-15
dQbdVdb:	-1.50E-17	-1.50E-17	-1.71E-16	-1.71E-16	-5.79E-16	-5.79E-16	-1.05E-17	-1.05E-17
dQbdVsb:	1.55E-15	1.55E-15	6.90E-15	6.90E-15	2.93E-14	2.93E-14	7.79E-16	7.79E-16

G


Differential Mode loop gain



# closed loop frequency response




Zoomed version of above for no peaking




①


CMFB1 loop gain



CMFB2 loop gain



# ① Differential Step



# ② Common mode step

