

# CPE 221: Computer Organization

02 Number Systems and Digital Logic rahul.bhadani@uah.edu



## Announcement

#### Homework 01

Due: Jan 24, 2025

Points: 100





# Number Systems


#### Data in Modern Computing

- Everything is binary.
- But why?
  - Computers are based on transistors and switches that attain values **ON** and **OFF**. For simplicity, we translated **ON** to **1** and **OFF** to **0** or vice versa.




#### Binary, bits and bytes

- The basic unit is the bit (binary digit).
- A byte is 8 bits.
- A word is variable length(platform to platform).
- A 64-bit computer system has 64-bit words.
- A 4-bit computer system has 4-bit words.
- The number of values represented by an n-bit word is 2<sup>n</sup>.













#### Data types

- A collection of bits can be
  - Signed integer temperature
  - Unsigned integer attending student count
  - Computer Instruction plan binary to be decoded
  - Floating Point Number partial number values
  - Image jpeg,
  - Audio mp3, wav,
  - Character ascii, Unicode, UTF
  - Pointer (Address) Machine's bytes counted in binary



#### Bases in Number Systems

- Humans use base ten, computers use base 2.
- Humans use plus or minus to indicate sign but we're lazy so we leave off the plus sign and assume unless indicated negative.
- Computers can do this as well, it's called sign and magnitude representation but it's rarely used.
- What is used is something called signed 2's complement representation
- Positive numbers are easier, so we'll start there
  - From base 6 to base 10: +1345<sub>6</sub> □ 353<sub>10</sub>

Use expanded form to convert a base 6 to base 10

$$(1345)_{6} = 1 \times 6^{3} + 3 \times 6^{2} + 4 \times 6^{1} + 5 \times 6^{0}$$

$$(1345)_{6} = (1 \times 216) + (3 \times 36) + (4 \times 6) + (5 \times 1)$$

$$(1345)_{6} = (353)_{10}$$




#### Converting from Base 10 to Base 6

•  $(353)_{10} \square (1345)_6$ 

6	353	
6	58	5

6	353	
6	58	5
	9	4





#### Binary to Decimal (Positive Unsigned)

From base 2 to base 10:

$$(101111000)_{2} = 1 \times 2^{7} + 0 \times 2^{6} + 1 \times 2^{5} + 1 \times 2^{4} + 1 \times 2^{3} + 0 \times 2^{2} + 0 \times 2^{1} + 0 \times 2^{0}$$

$$128 + 0 + 32 + 16 + 8 + 0 + 0 + 0$$

$$= 184$$





## Binary Addition

	1	1	
1	0	1	1
0	0	1	1

1	1	1	0
---	---	---	---



#### Signed Binary

#### System 1: Sign/Magnitude

N-bit binary number

Most significant bit as the sign, and remaining N-1 bits as the magnitude.

For example

$$(5)_{10} = (101)_2 \text{ or } (0101)_2$$

then 
$$(-5)_{10} = (1101)_2$$

However, with this scheme, we cannot perform addition operations discussed in the previous slide. Try it out!  $(5)_{10} + (-5)_{10} = ?$ 



#### Signed Binary

#### System 2: Two's complement

To get two's complement, write numbers in the binary, flip 0 to 1 and 1 to 0, and add 1.

Consider 00011100 which is 28 in the decimal in 8-bit binary.

Step 1: Flip the digits

11100011

Step 2: Add 1.

11100100 which is -28 in the decimal.



#### 2's complement

To convert back 2's complement to original, basically know whose number it is negative of

Step 1: Flip 0 and 1.

Step 2: Add 1

 $11100100 \Rightarrow 00011011 \Rightarrow 00011100$ 





#### Arithmetic with Two's Complement

With two's complement, circuitry for addition and subtraction can be unified as we will see later.

Add 12 and 21

00001100

00010101

00100001

Add 12 and -21

-21 is

 $00010101 \Rightarrow 11101010$ 

 $\Rightarrow$ 11101011

00001100

11101011

11110111 which is (-9) in two's complement

Spring 2025

<mark>R</mark>ahul Bhadani

#### Two's Complement

In 2's complement, the most significant bit tells you whether the number is positive or negative.

- Range -2^(n-1) to +2^(n-1) 1. if n=8 then range is -128 to +127. (n is the bit count)\*
- Two's complement facilitate same hardware

\* Bit count of an integer is typically 32 (4 bytes) in most systems







## Decimal and Fractional Number Representation

#### Fixed-points numbers

```
26.5
```

$$26 = high word$$

$$.5 = low word$$

$$2 * 10^{1} + 6 * 10^{0} + 5 * 10^{-1} = 26.5$$

#### 11010.1<sub>2</sub>

$$= 1 * 2^4 + 1 * 2^3 + 0 * 2^2 + 1 * 2^1 + 0 * 2^0 + 1 * 2^{-1}$$

$$= 16 + 8 + 2 + 0.5$$

<b>2</b> <sup>5</sup>	24	<b>2</b> <sup>3</sup>	22	21	<b>2</b> <sup>0</sup>	2	<b>2</b> <sup>-2</sup>	<b>2</b> <sup>-3</sup>
•••	1	1	0	1	0	1	0	•••



#### Fixed Point representation of negative number

Consider the number -2.5, fixed<w,b> width = 4 bit, binary point = 1 bit (assume the binary point is at position 1). First, represent 2.5 in binary, then find its 2's complement and you will get the binary fixed-point representation of -2.5.

$$2.5_{10} = 0101_{2}$$

$$-2.5_{10} = 1010_{2} + 1$$
 (1's complement + 1 = 2's complement)

$$-2.5_{10} = 1011_{2}$$



#### Floating-point Number Representation

IEEE 754 Floating-point standard (1985)

https://standards.ieee.org/ieee/754/6210/

https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8766229

Consider

$$+4.1 \times 2^3$$
 exponent

sign mantissa



Rahul Bhadani

#### Rules for IEEE 754 Floating-point standard

- 1. 32 bits = 1 bit for sign + 8 bit for exponents + 23 bits for mantissa.
- 2. 64 bits = 1 bit for sign + 11 bit for exponents + 52 bits for mantissa.
- 3. In binary representation, the first bit of the mantissa is always 1 (excluded from 23 (or 52) bits).
- 4. Floating point representation uses bias. That is actual floating point + a constant bias. For a 32 bit floating point, the bias is 127. Hence the exponent of 7 is written as  $7 + 127 = 134 = 10000110_2$ .
- 5. Special case

Number	Sign	Exponent	Fraction
0	X	00000000	000000000000000000000000000000000000000
∞	0	11111111	000000000000000000000000000000000000000
-∞	1	11111111	000000000000000000000000000000000000000
NaN	X	11111111	Non-zero





#### Example

0.085 in Single precision (32 bit) binary format

0.085 /  $2^{-4}$  = 1.36

1. We write 0.085 in base-2 scientific notation, that is we must factor it into a number in the range  $(1 \le n < 2)$  and a power of 2.

```
0.085 = (-1)^0(1 + \text{fraction}) \times 2^{\text{power}}, or, equivalently: 0.085 / 2^{\text{power}} = 1 + \text{fraction} 0.085 / 2^{-1} = 0.17 0.085 / 2^{-2} = 0.34 0.085 / 2^{-3} = 0.68
```





#### Example ...

Therefore,  $0.085=1.36\times2^{-4}$ 

Now, we find the exponent

exponent = -4+127=123=01111011<sub>2</sub>

Then, we write the fraction in binary form using successive multiplications by 2

But we only have 23 bits.

0.01011100001010001111011

 $0.36 \times 2 = 0.72$  $0.72 \times 2 = 1.44$  $0.44 \times 2 = 0.88$  $0.88 \times 2 = 1.76$  $0.76 \times 2 = 1.52$  $0.52 \times 2 = 1.04$  $0.04 \times 2 = 0.08$ Once this process terminates or starts repeating, we read the unit's digits from top to bottom  $0.08 \times 2 = 0.16$ to reveal the binary form for 0.36:  $0.16 \times 2 = 0.32$  $0.32 \times 2 = 0.64$  $0.64 \times 2 = 1.28$ 0.01011100001010001111010111000...  $0.28 \times 2 = 0.56$  $0.56 \times 2 = 1.12$  $0.12 \times 2 = 0.24$  $0.24 \times 2 = 0.48$  $0.48 \times 2 = 0.96$  $0.96 \times 2 = 1.92$  $0.92 \times 2 = 1.84$  $0.84 \times 2 = 1.68$  $0.68 \times 2 = 1.36$  $0.36 \times 2 = \dots$ (at this point the list starts repeating)

So 0.085 in IEEE 754 format is:

0 01111011 01011100001010001111011







## Data Formats

### Some Common Data Representation

Types of Data	Standard(s)
Alphanumeric	Unicode, ASCII
Image (bitmap)	GIF, TIFF, PNG, JPEG
Image (object)	Postscript, SVG
Outline graphics and Fonts	Postscript, TrueType
Page Description	PDF, HTML, XML
Video	MPEG-4, WMV, MP4



#### Alphanumeric Codes

- 1. ASCII (American Standard Code for Information Interchange)
- 2. Unicode
- 3. EBCDIC (Extended Binary Coded Decimal Interchange Code): Defunct

ASCII and EBCDIC both can be stored using 1 byte. (How many bits in one byte?) Hence, ASCII is limited in what it can represent.






### ASCII Table

#### https://www.asciitable.com/

Dec	H	Oct	Chai		Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html Ch	ir_
0	0	000	NUL	(null)	32	20	040		Space	64	40	100	a#64;	0	96	60	140	`	
1	1	001	SOH	(start of heading)	33	21	041	6#33;	!	65	41	101	a#65;	A	97	61	141	a	a
2	2	002	STX	(start of text)	34	22	042	"	rr	66	42	102	B	В	98	62	142	b	b
3	3	003	ETX	(end of text)	35	23	043	a#35;	#	67	43	103	a#67;	C	99	63	143	6#99;	C
4	4	004	EOT	(end of transmission)	36	24	044	6#36;	\$	68	44	104	D	D	100	64	144	a#100;	d
- 5	5	005	ENQ	(enquiry)	37	25	045	6#37;	*	69	45	105	E	E	101	65	145	e	e
6	6	006	ACK	(acknowledge)	38		250000	<b>%#38;</b>		70			a#70;		102	66	146	f	f
7	7	007	BEL	(bell)	39	27	047	'	T.	71	75.00		G		100 100 100 100 100 100 100 100 100 100	7000	500	g	
8	8	010	BS	(backspace)	40			6#40;		72			6,#72;		2010/19/06			h	
9	9	011	TAB	(horizontal tab)	-97.57			6#41;		73			e#73;		\$2460000F			i	
10		012		(NL line feed, new line)	22.2		855	6#42;		1000			6#74;		75007			j	
11	35.50	013		(vertical tab)	0.7.7.			+		P 2000	West 0		£#75;			2000		k	
12	3,710	014		(NP form feed, new page)	200		3/T0T0T	,	100		1.75	700000	6#76;		100 S 100 C		77.74.7	a#108;	
13		015		(carriage return)	97.75		40.000	a#45;		PO-ccc.	P 45 165	(T) (T) (T)	6#77;				7 7 7	a#109;	
14	770	016	353	(shift out)	77.7	900	1505/34	.		10000	2000		a#78;					n	
15		017		(shift in)	47		- 7000 A	6#47;		79	777	- Total	6#79;					o	
		020		(data link escape)	1877	100		0		2707			6#80;			361.7	771507 V	p	
				(device control 1)	49	- 5050		&# <b>49</b> ;		81			6#81;		0.0000000000000000000000000000000000000			q	
				(device control 2)	- T	997.799		2		35.50			6#82;					a#114;	
				(device control 3)	10.38	1000		3		367.75	7.00		£#83;			10 To 10 To 10		s	
				(device control 4)	20000			4		5.70.70			6#84;			10000000	77.542	t	
				(negative acknowledge)	0.5.5		0.7.7.7	5		0.717	75.7		a#85;					u	
				(synchronous idle)	-		35.5	 <b>4</b> ;		35 75			a#86;		500000			v	
				(end of trans. block)	77.77	7.50	300,000	7		36765	7000	-	6#87;		100000000000000000000000000000000000000			6#119;	
				(cancel)		15.5		8		5/505			6#88;		G1 G2 G2 G1	1200	750052	x	
		031		(end of medium)	57			9		8			6#89;		0.000			6#121;	
		032		(substitute)	58			:		90		3505	Z		15T (05T (15T))			z	
		033		(escape)	59	757.8	355537	;		91			[	_				6#123;	
70.740	77.70	034		(file separator)	60	155.76	5-7000F	<		92			6#92;	100		0.00			
		035		(group separator)			CT 155	=		9.7167	553		6#93;	-				6#125;	
20000		036		(record separator)			371377	>		0.00			e#94;					~	
31	1F	037	US	(unit separator)	63	3F	077	6#63;	?	95	5F	137	6#95;	_	127	7F	177		DEL



#### Unicode



https://home.unicode.org





#### Unicode

- Most common Unicode is UTF(Unicode Transformation Format)-16: uses 16 bits (how many characters it can represent?)
- Unicode is multilingual: has representation for other languages, and emojis.
- Each UTF-16 alphanumeric character is stored using two bytes







# Computer Logic

#### Boolean Algebra: A Quick Cheatsheet (otherwise see in your EE 202)

1. Law of Commutation 
$$A+B=B+A$$
  
 $A \cdot B = B \cdot A$ 

$$B \cdot A$$

$$(A+B)(\overline{A}+C)(B+C) = (A+B)(\overline{A}+C)$$
 Transposition theore 
$$AB+\overline{A}C = (A+C)(\overline{A}+B)$$

 $AB + \overline{A}C + BC = AB + \overline{A}C$ 

 $\overline{A \cdot B} = \overline{A} + \overline{B}$ 

Consensus theorem

Law of association 
$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$
$$(A + B) + C = A + (B + C)$$



5.

De Morgan's theorem-I 
$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

Law of absorption

$$B) = A$$

 $A \cdot (A + B) = A$ A + AB = A

 $A \cdot B + A \cdot C = A \cdot (B + C)$ 

(A+B)(A+C) = A+BC



De Morgan's theorem-II


 $AB + \overline{B} = A + \overline{B}$ AB + B = A + B



Rahul Bhadani

#### Computer Logic using Logic Gates (1)


- Computers are constructed from two basic circuit elements
  - Combinational logic elements (gates)
  - Sequential logic elements ( flip-flops)
- A combinational logic element is a circuit whose output depends only on its current inputs.
- A sequential element is a circuit whose output depends on present inputs and past inputs (captured as the state of the element or a form of memory).
- Sequential elements themselves can be made from simple combinational logic elements.





#### Computer Logic using Logic Gates (2)


- Any combinational circuit can be made from AND, OR, and NOT gates.
- This set of gates is said to be functionally complete.
- Because flip-flops can be constructed from gates, all computers can be constructed from gates alone.
- Moreover, because the NAND or NOR gate, can be used to synthesize AND, OR, and NOT gates, any computer can be constructed from nothing more than a large number of NAND or NOR gates.





#### Why Logic Gates are called Logic Gates


The word "logic" implies decision making. The word "gate" is used in electronics to describe a switch, in the early days of logic a switch comprised discrete transistors. The gate switches the "output" of a "decision" based on the type of gate and the information provided to the gates "input".





#### Computer Logic Diagram

Combinational logic – This is a abstract level view of a computer architecture. EE's will have classes that study the layers underneath, including the transistor.



Copyright ©2013 Pearson Education, publishing as Prentice Hall



### Transistor

- "Trans Resistor" invented in 1947 in Bell Laboratories, replaced the vacuum tube triode
- Probably the single most important invention to computer and electrical science.
- Works by manipulating resistances
- Optional videos in canvas





## AND Gate

#### **TABLE 2.8**

Truth Table for the AND Gate

A·B
0


(a) Two-input	AND gate
---------------	----------

C	В	Α	$D = A \cdot B \cdot C$	
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	0	
1	0	0	0	2017
1	0	1	0	ormino
1	1	0	0	ol one
1	1	1	1	© Connana Lasminn 2014
7 721				_ @

(b) Three-input AND gate

#### FIGURE 2.14

The symbol for an AND gate



 $D = A \cdot B \cdot C$ 

(b) Three-input AND gate



Rahul Bhadani

## OR Gate

#### TABLE 2.9

#### Truth Table for the OR Gate

В	Α	C = A + B
0	0	0
0	1	1
1	0	1
1	1	1


(a) Two-input OR gate

C	В	A	D = A + B + C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

(b) Three-input OR gate

#### FIGURE 2.15

The symbol for an OR gate



(a) Two-input OR gate



(b) Three-input OR gate

© Cengage Learning 2014



Spring 2025

## Comparing AND and OR Gates

_		_	_		_
TA	_				$\boldsymbol{\alpha}$
- A		_			
			~	-	
		_	_		_

Truth Table for AND and OR Gates with Both Constant and Variable Inputs

	AND	0	R
Constant	Variable	Constant	Variable
$0 \cdot 0 = 0$	$\mathbf{A} \cdot 0 = 0$	0 + 0 = 0	$\mathbf{A} + 0 = \mathbf{A}$
$0 \cdot 1 = 0$	$\mathbf{A} \cdot 1 = \mathbf{A}$	0 + 1 = 1	A + 1 = 1
$1 \cdot 0 = 0$	$\mathbf{A} \cdot \mathbf{\bar{A}} = 0$	1 + 0 = 1	$A + 0 = A$ $A + 1 = 1$ $A + \overline{A} = 1$ $A + A = A$
$1 \cdot 1 = 1$	$A \cdot A = A$	1 + 1 = 1	A + A = A





#### Points to Note

• Setting one input of an AND to constant 0 PERMANENTLY disables that gate (until that input is allowed to be 1 again), setting its output to constant 0

• Setting one input of an OR gate to constant 1 also permanently disables it, but its output is constant 1






## Inverter or NOT Gate

FIGURE 2.16

The symbol and truth table for an inverter



(a) Symbol for inverter

Α	Ā	arning
0	0	age Le
0	1	© Ceng

(b) Truth table of inverter





#### Question

Which logic statement(s) below is true?

- 1. B OR B' = 1
- 2. B AND B' = 0
- 3. A OR 1 = 0





### NOR, NAND, Exclusive OR (XOR)

#### TABLE 2.11 Truth Table for the NOR Gate, NAND Gate, and Exclusive OR Gates

					-		
1 1	0	1	1	0	1	1	0
1 0	0	1	0	1	1	0	1
0 1	0	0	1	1	0	1	1
0 0	1	0	0	1	0	0	0
A C	$C = \overline{A + B}$	 Α	В	$C = \overline{A \cdot B}$	 Α	В	$C = A \oplus B$


(a) The NOR gate

(b) The NAND gate


(c) The XOR gate

#### **FIGURE 2.19**


Three derived gates



(a) NOR gate



(b) NAND gate



(c) Exclusive OR gate





### Question


What is the output of A NAND B when A = 1 and B = 1? If A = 1 and B = 0?



## Making XOR out of AND, OR, NOT

#### FIGURE 2.20

Constructing an XOR circuit from AND, OR, and NOT gates






Spring 2025



## Combination Circuits

### Inversion Bubbles





## The Half Adder


#### **TABLE 2.13**

Truth Table of a Half Adder

Α	В	Sum	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


#### FIGURE 2.22

The two-bit adder (the half adder)





### The Full Adder



Cin	A	В	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Rahul Bhadani

#### Question

- 1. A full adder has inputs A, B, and Cin with the values of (1,1,0). What are the output values for Cout and S?
- 2. A full adder has inputs A, B, and Cin with the values of (1,1,1). What are the output values for Cout and S?



## Ripple Carry Adder




Copyright ©2013 Pearson Education, publishing as Prentice Hall



### Decoding an Instruction

#### 3-to-8 Active High Decoder

Should be easier to understand using a specific example of a 3-to-8 decoder.





### Decoder Truth Table

**Table 4.6** *Truth Table of a Three-to-Eight-Line Decoder* 


	Inputs		Outputs							
X	y	z	Do	D <sub>1</sub>	D <sub>2</sub>	$D_3$	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Copyright ©2012 Pearson Education, publishing as Prentice Hall





## One Bit of an ALU (Arithmetic Logical Unit)





## Decoding an Instruction

FIGURE 2.28 Application of a decoder Instruction register Op-code C Decoded instruction  $\rightarrow Y_0$  Add → Y<sub>1</sub> Subtract → Y<sub>2</sub> Load → Y<sub>3</sub> Store → Y<sub>4</sub> Branch on zero → Y<sub>5</sub> Branch on not zero → Y<sub>6</sub> Branch unconditionally \( \frac{\tag{2}}{8} \)

→ Y<sub>7</sub> Stop



### Multiplexer

<u>Multiplexer</u> - Combinational logic which takes one of its 2<sup>n</sup> inputs and directs it to its only output under control of its n control or select lines.





Figure 5.1 (a) Block diagram of a 4-input multiplexer and (b) its gate implementation

FIGURE 2.30 Alternative representation of the two-input multiplexer







# Circuit Simplification

### Sum of Products and Product of Sums

Sum-of-products (SOP): A SOP is the logical OR operation of multiple product terms. Each product term is the logical AND operation of binary literals. For example,  $XY + X\overline{Y} + YZ$ 

is a SOP expression.

**Product-of-sum (POS):** A POS is the logical AND operation of multiple ORrd terms. Each sum term is the logical OR operation of binary literals. For example,

$$(X+\overline{Y})(X+Y+Z)(\overline{X}+Y+\overline{Z})$$

is a POS expression.




#### Minterm and Maxterm

**Minterm:** A minterm is a special case product (AND) term. A minterm is a product term that contains all of the input variables (each literal no more than once) that makes up a Boolean expression. Example:

XYZ for a three input logic circuit. Denoted by small m.

Maxterm: A maxterm is a special case sum (OR) term. A maxterm is a sum term that contains all of the input variables (each literal no more than once) that make up a Boolean expression. Example:

X + Y + Z for a three input logic circuit. Denoted by capital M.



$$\overline{A} + \overline{B} = \prod_{i} M(3)$$







Rahul Bhadani

## Karnaugh Map for Circuit Simplification

#### Two-variable K-map using minterms











#### Two-variable K-map using maxterms







## Three-variable K-map

"	Column 1	Column 2	Column 3	Column 4	Note:
f(x, y, z) $yz$	<del>y</del> z	<u>y</u> z	yz	yΣ	$z \rightarrow \text{LSB variable}$
x	00	01	11	10	$x \rightarrow MSB$ variable
Row 1 $\overline{x}$ 0	$\overline{x}\overline{y}\overline{z}$ $m_0$	xyz m₁	⊼yz m₃	⊼yz̄ m₂	Note: $0 \rightarrow \overline{x} \text{ or } \overline{y} \text{ or } \overline{z}$
Row 2 x 1	x <u>y</u> z̄ m₄	xȳz m₅	xyzz m <sub>7</sub>	xyz̄ m <sub>6</sub> ⋅	$1 \rightarrow x$ or $y$ or $z$ Minterm 6

f(x, y, z) $yz$	Column 1 y + z 00	Column 2 $y + \overline{z}$ 01	Column 3 $\overline{y} + \overline{z}$ 11	Column 4 $\overline{y} + z$ 10	Note: $z \rightarrow \text{LSB variable}$ $x \rightarrow \text{MSB variable}$
Row 1 x 0	$\begin{array}{c} x+y+z \\ M_0 \end{array}$	$\begin{array}{c} x+y+\overline{z} \\ M_1 \end{array}$	$x + \overline{y} + \overline{z}$ $M_3$	$x + \overline{y} + z$ $M_2$	Note: $1 \rightarrow \overline{x} \text{ or } \overline{y} \text{ or } \overline{z}$
Row 2 $\overline{x}$ 1	$\overline{x} + y + z$ $M_4$	$\overline{x} + y + \overline{z}$ $M_5$	$\overline{x} + \overline{y} + \overline{z}$ $M_7$	$\overline{x} + \overline{y} + z$ $M_6$	$0 \rightarrow x$ or $y$ or $z$ Maxterm 6



## Four Variable K-map

<i>f</i> (w, x,	y, z) wx	yz	Column 1 <u>yz</u> 00	Column 2 <u>y</u> z 01	Column 3 <i>yz</i> 11	Column 4 <i>yz</i> 10	Note: $z \rightarrow \text{LSB variable}$ $w \rightarrow \text{MSB variable}$
Row 1	<u>₩</u> x̄	00	<u>₩xyz</u> m <sub>0</sub>	wxyz m₁	$\overline{w}\overline{x}yz$ $m_3$	₩xyz̄ m <sub>2</sub>	Note: $0 \rightarrow \overline{w} \text{ or } \overline{x} \text{ or } \overline{y} \text{ or } \overline{z}$
Row 2	₩x	01	$\overline{w}x\overline{y}\overline{z}$ $m_4$	₩xÿz m <sub>5</sub>	₩xyz m <sub>7</sub>	wxyz̄ m <sub>6</sub> ◆	$1 \rightarrow w \text{ or } x \text{ or } y \text{ or } z$ Minterm 6
Row 3	wx	11	wxyz m <sub>12</sub>	wxȳz m <sub>13</sub>	wxyz m <sub>15</sub>	wxyz	
Row 4	wx	10	wxyz m <sub>8</sub>	wxyz m <sub>9</sub>	wx̄yz m <sub>11</sub>	wx̄yz̄ m <sub>10</sub>	


			Note	: N	ote:	
			$z \rightarrow \text{LSB variable}$		$1 \to \overline{w}$ or $\overline{x}$ or $\overline{y}$ or	Z
			<i>w</i> -	→ MSB variable	$0 \rightarrow w \text{ or } x \text{ or } y \text{ or } x$	z
f(v	v, x, y, z)	1	Column 1	Column 2	Column 3	Column 4
7(1	,,,,,,,	yz	y + z	$y + \overline{z}$	$\overline{y} + \overline{z}$	$\overline{y} + z$
	wx		00	01	11	10
Row 1	W + X	00	W+X+Y+Z	$W + X + Y + \overline{Z}$	$W + X + \overline{y} + \overline{z}$	$W + X + \overline{y} + Z$
			$M_0$	$M_1$	$M_3$	$M_2$
Row 2	$W + \overline{X}$	01	$W + \overline{X} + y + Z$	$W + \overline{X} + y + \overline{Z}$	$W + \overline{X} + \overline{Y} + \overline{Z}$	$W + \overline{X} + \overline{Y} + Z$
			$M_4$	$M_5$	$M_7$	$M_6$
Row 3	$\overline{W} + \overline{X}$	11	$\overline{W} + \overline{X} + y + Z$	$\overline{W} + \overline{X} + y + \overline{Z}$	$\overline{W} + \overline{X} + \overline{y} + \overline{Z}$	$\overline{W} + \overline{X} + \overline{y} + Z$
			M <sub>12</sub>	M <sub>13</sub>	M <sub>15</sub>	$M_{14}$
				9		20 M N N
Row 4	$\overline{W} + X$	10	$\overline{W} + X + y + Z$	$\overline{W} + X + y + \overline{Z}$	$\overline{W} + X + \overline{y} + \overline{z}$	$\overline{W} + X + \overline{y} + Z$
			→ M <sub>8</sub>	$M_9$	M <sub>11</sub>	M <sub>10</sub>
	Maxter	m 8-				



Q1: Simplify 
$$f(x,y,z, ) = \sum m(0, 1, 2, 3)$$
 using Karnaugh Map

**SOLUTION** Set up K-map as given in Figure 4.36. Fill 1 for each minterm. There are two quads. One quad is formed by grouping (0, 1, 3, 2) cells and on rolling over K-map another quad is formed by grouping (0, 4, 2, 6) cells/square. These quads are known as prime-implicants as well as essential prime-implicants.

Overlapping: There is overlapping of Cell 0 and 2 in forming quad (0, 4, 2, 6).



Combine derived literal by using OR operator, to get:

$$f(x, y, z) = \sum m(0, 1, 2, 3, 4, 6) = \overline{x} + \overline{z}$$




Spring 2025 Q2. Simplify  $f(x, y, z) = \sum m(2, 3, 5, 7)$  using Karnaugh Map


Rahul Bhadani





## Multiplexers: Minimizing a Circuit

They choose an output from several possible inputs based on the value of select signal.













# Sequential Circuits

### Sequential Circuits from Combination Circuits






#### Clock






#### Latch

A latch is a combinational (asynchronous) circuit that uses present states to dictate future states. "Memory" is created.








Spring 2025

Rahul Bhadani

### SRLatch

The simplest latch is the Set-Reset (S-R) latch. You can build one by connecting two **NOR** gates with a cross-feedback loop.

S = 1 and $R = 0$	Q' = 0  and  Q = 1  (set)
S = 0 and $R = 0$	Q' = 0 and $Q = 1$ still (no change)
S = 0 and $R = 1$	Q = 0 and $Q' = 1$ (reset)
S = 0 and $R = 0$	Q = 0 and $Q' = 1$ still (no change)
S = 1 and $R = 1$	Q' = 0 and $Q = 0$ (illegal state)



Input S	Input R	Output Q
1	1	Previous State
1	0	0
0	1	1
0	0	0 (Invalid)




## Circuit for SR Latch

You can build an SR latch using the <u>CD4001</u> chip.

The CD4001 is a CMOS chip with four NOR gates.

When the button PB2 is pushed, the LED L2 turns on and stays on even after PB2 is released, while the LED L1 remains off. LED L2 turns off when the button PB1 is pressed, whereas LED L1 turns and stays on even after PB1 has been released. To assemble the above circuit you need:

- The CD4001 chip
- Two push buttons (PB1 and PB2)
- Two LEDs
- Two 10 kΩ resistors (R1 and R2)
- Two 330 Ω resistors (R3 and R4)







#### D-Latch

- A D Latch is a logic circuit that can store one bit of data (1 or 0).
- The D Latch has two inputs: D (Data) and E (Enable).
- The latch will only change its output (Q) when the Enable input is HIGH. If E is HIGH, the output Q will reflect the value of the D input. If E is LOW, the output will remain the same, regardless of the D input.
- The D Latch avoids the "undefined" or "invalid" state problem found in the S-R latch. This is because the inverter at the input of the D Latch makes sure the S and R inputs are always opposites.



- $\circ$  When CLK = 1
  - D passes through to Q (transparent)
- $\circ$  When CLK = 0
  - Q holds its previous value (opaque)
- Avoids invalid casewhen Q ≠ NOT Q

D	0-	\$ Q
E		R Basic SR Latch

E	D	Q	Description
0	X	Q	Memory (no change)
1	0	0	Reset Q to 0
1	1	1	Set Q to 1




#### D-Latch Circuit

1: Q is 0 (LED L1 off), and both PB1 and PB2 are not pressed.

2: PB2 is pushed. You now have a 1 on the D input, but the output Q remains as 0 because the E input hasn't received an enable signal yet.

3: When PB1 is pressed, a 1 on the E input appears and places the bit 1 from D to Q. When Q is 1 it turns on LED L1.

4: PB1 and PB2 return to their original states in section 4, LED L1 remains ON indicating that the Q output has not changed.



To assemble the above circuit you need:


- Four NAND gates (Ex CD4011)
- One NOT gate (Ex CD4049 or CD4069)
- 2x pushbuttons
- 1x LED
- 2x 10 kΩ resistors (R1 and R2)
- 1x 330  $\Omega$  resistors (R3)



#### D-Latch


- Two inputs: CLK, D
  - **CLK:** controls when the output changes
  - D (the data input): controls what the output changes to
- Fixes Issues with SR Latch when both S and R are asserted.
- Function
  - $\circ$  When CLK = 1
    - D passes through to Q (transparent)
  - $\circ$  When CLK = 0
    - Q holds its previous value (opaque)
- Avoids invalid case when Q ≠ NOT Q

CLK	D	D	S	R	Q	Q
0	Χ	X	0	0	$Q_{pre}$	$\overline{\mathcal{Q}}_{prev}$
1	0	1	0	1	0	1
1	1	0	1	0	1	0





#### Practice with a D Latch





## Flip Flops

A latch can change its output at any time as long as it's enabled, a flip flop is an edge-triggered device that needs a clock transition to change its output.






# SR Flip Flop


#### FIGURE 2.36


#### The clocked RS flip-flop






# The D Flip-Flop








### Practice with a D Flip-Flop






Spring 2025

# Timing in Sequential Circuits






# Timing in Sequential Circuits (Pipelining)





## Registers




The register is an m-bit storage element that uses m flip-flops to store an m-bit word. The clock inputs of the flip-flops are connected together and all flip-flops are clocked together.



Rahul Bhadani


# A Shift Register

This shift register shifts right only. A shift register can be designed to shift left only, to be capable of shifting left or right, and to have parallel load. Shifting is useful to multiply or divide by powers of 2. It can also be used to look at individual bits of the contents of a register so that decisions can be made based on their value.





### Other Shift operations




Shift type	Shift Left	Shift Right
Original bit pattern before shift	1101 0111	1101 0111
Logical shift	1010 1110	0110 1011
Arithmetic shift	1010 1110	1110 1011
Circular shift	1010 1111	1110 1011

THE UNIVERSITY OF


## Parallel Load Capacity


#### FIGURE 2.48 Shift register with a parallel load capability





### Serial Input/Serial Output









Spring 2025

#### Serial Adder






# Tristate Gates




(a) Non-inverting buffer with active-high enable




(b) Non-inverting buffer active-low enable




# Tristate Buffers







### Buses and Tristate Gates




When we connect multiple drivers to a bus, we need a way for only one of them to drive the bus at a time. One way to do this is tristate gates with enable inputs that come from the output of a decoder so that only one tristate is enabled at a time.



Rahul Bhadani

#### Registers, Buses and Functional Units


#### E0 - E3 would come from a decoder






## Implementing a MOVE (Copy) Instruction

#### FIGURE 2.58 Controlling the bus





## Multiple Buses and an ALU





## Video of the day

#### The History of the Integrated Circuit

https://www.youtube.com/watch?v=SYSJefKc7L4



