

# CPE 221: Computer Organization

15 Multicycle ARM Processor rahul.bhadani@uah.edu

#### Multicycle ARM Processor

#### • Single-cycle:

- + simple
- cycle time limited by longest instruction (LDR)
- separate memories for instruction and data
- 3 adders/ALUs ADDERS are expensive circuits
- Multicycle processor addresses these issues by breaking instruction into shorter steps
  - a. shorter instructions take fewer steps
- b. can re-use hardware
- **c**. cycle time is faster
- d. read/write the memory/register or use the ALU
- **e**. instruction read in one step, data written in a later step thus need only single memory for instruction and data.



# Multicycle ARM Processor

#### • Multicycle:

- + higher clock speed
- + simpler instructions run faster
- + reuse expensive hardware on multiple cycles
- sequencing overhead paid many times

#### Same design steps as single-cycle:

- first datapath
- then control

#### In addition:


circuitry to store the intermediate results






#### Multicycle State Elements

Replace Instruction and Data memories with a single unified memory – more realistic








Spring 2025

#### Instruction Register


The instruction is read and stored in a new non-architectural instruction register (IR) so that it is available for future cycles. The IR receives an enable signal, called IRWrite, which is asserted when the IR should be loaded with a new instruction.





Rahul Bhadani


#### Multicycle Datapath: Instruction Fetch




# Multicycle Datapath: LDR Register Read

STEP 2: Read source operands from RF LDR Rd, [Rn, imm12]

Rahul Bhadani





# Multicycle Datapath: LDR Address

**IRWrite** 

CLK

**STEP 3:** Compute the memory address


LDR Rd, [Rn, imm12]

CLK

RD

Instr / Data Memory

CLK



Immediate

 $\bar{I} = 0$ 

11:0

Src2

11:0

imm12

Memory

15:12 Rd

19:16

Rn

27:26


25:20


31:28

cond

## Multicycle Datapath: LDR Memory Read

STEP 4: Read data from memory LDR Rd, [Rn, imm12]





# Multicycle Datapath: LDR Write Register


15:12

23:0

CLK

Data

**STEP 5:** Write data back to register file



ExtImm

Register

Extend

WD3 R15

Memory

15:12

19:16



Result

Immediate

 $\bar{l} = 0$ 


11:0

11:0

imm12


#### Multicycle Datapath: Increment PC

#### **STEP 6:** Increment PC



#### Multicycle Datapath: Access to PC


#### PC can be read/written by instruction



#### Multicycle Datapath: Access to PC

PC can be read/written by instruction

• Read: R15 (PC+8) available in Register File






#### Multicycle Datapath: Read to PC (R15)

#### Example: ADD R1, R15, R2


- 1. R15 needs to be read as PC+8 from Register File (RF) in 2nd step
- 2. So (also in 2nd step) PC + 8 is produced by ALU and routed to R15 input of RF



#### Multicycle Datapath: Access to PC

#### PC can be read/written by instruction

- Read: R15 (PC+8) available in Register File
- Write: Be able to write result of instruction to PC








## Multicycle Datapath: Write to PC (R15)


#### Example: SUB R15, R8, R3

- 1. Result of instruction needs to be written to the PC register
- 2. ALUResult already routed to the PC register, just assert PCWrite




# Multicycle Datapath: STR

#### Write data in Rn to memory




## Multicycle Datapath: Data-processing

With immediate addressing (i.e., an immediate *Src2*), no additional changes needed for datapath



# Multicycle Datapath: Data-processing

With register addressing (register *Src2*): Read from Rn and Rm




## Multicycle Datapath: B

#### Calculate branch target address:

$$BTA = (ExtImm) + (PC+8)$$


ExtImm = Imm24 << 2 and sign-extended








## Multicycle ARM Processor (Control Unit)






## Multicycle Control

- First, discuss Decoder
- Then, Conditional Logic



#### Multicycle Control: Decoder






Spring 2025

#### Multicycle Control: Unwrapping Decoder

ALU Decoder and PC Logic same as single-cycle



Spring 2025

Decoder


#### Multicycle Control: Instr Decoder

$$RegSrc_0 = (Op == 10_2)$$
 $RegSrc_1 = (Op == 01_2)$ 
 $ImmSrc_{1:0} = Op$ 
 $Op_{1:0}$ 
 $ImmSrc_{1:0}$ 
 $ImmSrc_{1:0}$ 

Instruction	Ор	Funct <sub>5</sub>	Funct <sub>o</sub>	RegSrc <sub>0</sub>	RegSrc <sub>1</sub>	ImmSrc <sub>1:0</sub>
LDR	01	X	1	0	X	01
STR	01	X	0	0	1	01
DP immediate	00	1	X	0	X	00
DP register	00	0	X	0	0	00
В	10	X	X	1	X	10




#### Multicycle Control: Main FSM



Spring 2025


Decoder

#### Main Controller FSM: Fetch







#### Main Controller FSM: Decode



#### Main Controller FSM: Address






Spring 2025

Rahul


#### Main Controller FSM: Read Memory






Spring 2025

#### Main Controller FSM: LDR




#### Main Controller FSM: STR



Spring 2025

Rahul Bhadani

## Main Controller FSM: Data-processing






Spring 2025

#### Multicycle Controller FSM

State Datapath µOp Fetch Instr ← Mem[PC]; PC ← PC+4 ALUOut ← PC+4 Decode ALUOut ← Rn + Imm MemAdr MemRead Data ← Mem[ALUOut] MemWB Rd ← Data Mem[ALUOut] ← Rd MemWrite  $ALUOut \leftarrow Rn op Rm$ ExecuteR Executel ALUOut ← Rn op Imm Rd ← ALUOut **ALUWB** Branch PC ← R15 + offset









Rah


## Multicycle Control: Cond. Logic





## Single-Cycle vs Multi-cycle Conditional Logic





- **PCWrite** asserted in Fetch state
- ExecuteI/ExecuteR state:
   CondEx asserts
   ALUFlags generated
- ALUWB state:
   Flags updated
   CondEx changes
   PCWrite, RegWrite, and
   MemWrite don't see
   change till new
   instruction (Fetch state)

Single-Cycle

Multi-Cycle



## Multicycle Processor Performance

- Instructions take different number of cycles:
  - 3 cycles: B
  - 4 cycles: DP, STR
  - 5 cycles: LDR
- CPI is weighted average <a href="https://www.spec.org/cpu2000/CINT2000/">https://www.spec.org/cpu2000/CINT2000/</a>
- SPECINT2000 benchmark:
  - **25**% loads
  - **10%** stores
  - 13% branches
  - **52%** R-type

```
Average CPI = (0.13)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12
```



## Multicycle Processor Performance

#### Multicycle critical path:

- Assumptions:
  - RF is faster than memory
  - writing memory is faster than reading memory

```
Tc_2 = tpcq + 2tmux + max(tALU + tmux, tmem) + tsetup

Tc_2 = ?
```

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	120
Decoder	$t_{ m dec}$	70
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF{ m read}}$	100
Register file setup	$t_{RF  ext{setup}}$	60



#### Multicycle Processor Performance

#### Multicycle critical path:

- Assumptions:
  - RF is faster than memory
  - writing memory is faster than reading memory

$$Tc_2 = tpcq + 2tmux + max(tALU + tmux, tmem) + tsetup$$
 $Tc_2 = tpcq + 2tmux + max[tALU + tmux, tmem] + tsetup$ 
 $= [40 + 2(25) + 200 + 50] ps = 340 ps$ 

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	120
Decoder	$t_{ m dec}$	70
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF\mathrm{read}}$	100
Register file setup	$t_{RF  ext{setup}}$	60



Spring 2025

## Multicycle Performance Example

For a program with 100 billion instructions executing on a multicycle ARM processor

- **CPI** = 4.12 cycles/instruction
- Clock cycle time:  $T_{c2} = 340 \text{ ps}$

**Execution Time = ?** 





## Multicycle Performance Example

For a program with **100 billion** instructions executing on a **multicycle** ARM processor


- **CPI** = 4.12 cycles/instruction
- Clock cycle time: Tc2 = 340 ps

```
Execution Time = (\# \text{ instructions}) \times \text{CPI} \times T_c
= (100 \times 10_9)(4.12)(340 \times 10_{-12})
= 140 \text{ seconds}
```

This is slower than the single-cycle processor (84 sec.)




# Recap Single-Cycle ARM Processor







# Recap Multicycle ARM Processor





# Side by Side





Single-Cycle

Multi-Cycle



