









SRAM Timing Analysis Chip (STAC) Test Board






STAC Top Level




SMA connector for cable to spectrum analyzer (using an SMA-connectorized DC blocking capacitor at the spectrum analyzer's input) for measuring noise on these power domains.







Note that power is not connected via the PMOD; we think it may be simpler to not share supplies between this board and the FPGA connected to the other end of the PMOD. Power would normally be on pins 6 and 12 of the PMOD connector.



Place close to STAC chip; minimize trace lengths
Silk: SourceMeter




Silk: FORCE+ (VDDDEXT1V8)
 Silk: SENSE+ (VDDD1V8)
 Silk: SENSE- (GND)
 Silk: FORCE- (GND)





Note that the VDDA pins on the STAC chip are connected to **VDDDI V8**. This is because no on-chip circuitry uses VDDA.

All caps close to chip package (1 cap per pin)




Title				STAC Top Level			
Size		Number			Revision		
Date		2/01/2024			X1		
File:				H:\work\..STAC Test Board v1.SchDoc		Sheet 1 of 5	
Drawn By:				Rahul Kumar			





STAC Power Supplies and Regulators



Silk: pin 1 = EXT, pin 2 = VDDD, pin 3 = REG, switch = VDDD1V8




Silk: pin 1 = EXT, pin 2 = VDDIO, pin 3 = REG, switch = VDDIO3V3




Title				STAC Power Supplies and Regulators			
Size B		Number			Revision X1		
Date:		2/01/2024		Sheet 2 of 5			
File:		H:\work\...STAC Test Board v1 Power		Submitted By:		Rahul Kumar	

STAC USB to UART/JTAG




Title				STAC USB to UART/JTAG			
Size		Number			Revision		
Date		2/01/2024			X1		
Sheet		3 of 5			Drawn By:		
File:		H:\work\..STAC Test Board v1 USB Sch			Rahul Kumar		

STAC Quad-SPI Peripherals




Title		
STAC Quad-SPI Peripherals		
Size B	Number	Revision X1
Date:	2/01/2024	Sheet 4 of 5
File:	H:\work\STAC Test Board v1 QSPI	Drawn By: Rahul Kumar




STAC User Switches and Buttons



Add silkscreen annotation showing that when the switch is closed, the corresponding signal is OFF (0) and when the switch is open, the signal is ON (1). For `[qspi_sel]`, switch closed enables SPI1; switch open enables SPI2.



Note that `[FTDI_RESETN]` is controlled by both a switch and a button. The switch allows us to hold the FT232HL in reset. The button lets us do a momentary reset.



Title		
STAC User Switches and Buttons		
Size B	Number	Revision X1
Date:	2/01/2024	Sheet 5 of 5
File:	H:\work\STAC Test Board v1 Switches	Author: Rahul Kumar