

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REV STATUS OF SHEETS	REV										REVISIONS							
	SHEET										ZONE	REV	DESCRIPTION	DATE	APPROVED			

Drill Drawing View (Scale 1:1)




The diagram is a rectangular layout with a black border. It contains numerous symbols: circles, triangles, and squares. The symbols are arranged in a complex pattern, with some clusters and some isolated. The layout is oriented horizontally. The dimensions are indicated by red text and arrows: 4900.00mil±5.000 for the width and 3400.00mil±5.000 for the height.

Drill Table

Symbol	Count	Hole Size	Plated	Hole Tolerance
○	853	0.20mm	Plated	+/-0.08mm
✕	4	0.55mm	Plated	+/-0.08mm
☆	2	0.66mm	Non-Plated	
⊗	3	0.71mm	Plated	+/-0.08mm
▽	141	1.02mm	Plated	+/-0.08mm
▼	6	1.35mm	Plated	+/-0.08mm
◎	6	1.50mm	Plated	+/-0.08mm
⊗	4	1.60mm	Plated	+/-0.08mm
⊕	2	1.78mm	Plated	+/-0.05mm
□	4	3.27mm	Non-Plated	+/-0.05mm
1025 Total				

Notes:

1. 6 layers.
2. FR370-HR for all layers.
3. ENIG plating.
4. Silkscreen (both sides): white
5. Soldermask (both sides): blue
6. Electrical testing: connectivity (.ipc file attached)
7. Remove unused pads from internal layers.
8. Fabricate PCB to meet the requirements of IPC-6012 class 2. No Coupon
9. Customer contacts: Rahul Kumar, rahulkumar@berkeley.edu, (M) (408) 702-5845 & Anita Flynn, aflynn@berkeley.edu, (M) (510) 681-3931
10. Controlled impedance traces are only on the L1_Top layer. All are single-ended 50 ohm $\pm 10\%$, and are drawn with width 8.501mils. Please adjust as needed.
11. Two mounted cross sections requested.

		PART NO: =PCB_PART_NUMBER				=Address1					
		APPROVALS				=Address2					
		ENGINEER: =PCB_ENGINEER	DATE			=Address3					
		DESIGNER: =PCB_DESIGNER	=PCB_DESIGNER			=Address4					
		CHECKER: =PCB_CHECKER		=PCB_CHECKER		DESIGN ITEM: .Item		DESIGN ITEM REVISION: .ItemRevision			
		Reference Documents				TITLE: STAC					
		BOM DOC: =DOC_NO_BOM				V1 X1 Board					
		ASSY DOC: =DOC_NO_FAB_DWG				SIZE: B		CAGE CODE: =CAGE_CO		DWG NO:	
		SCH DOC: =DOC_NO_SCH_DWG								REV:	
		PCB DOC: =PCB_DWG_NO				SCALE:		FILE NAME: STAC-v1-pcb.PCBDwf		SHEET: 1 OF 3	
		NEXT ASSY		USED ON							
		APPLICATION									


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REV STATUS OF SHEETS	REV										REVISIONS				
	SHEET										ZONE	REV	DESCRIPTION	DATE	APPROVED

Layer Stack Legend

Material	Layer	Thickness	Dielectric Material	Type	Gerber
	Top Overlay			Legend	GTO
	Surface Material	0.01mm	Solder Resist	Solder Mask	GTS
CF-003	L1_TOP	0.02mm		Signal	GTL
Core		0.13mm	FR4-370HR	Dielectric	
CF-003	L2_GND	0.02mm		Signal	G1
Prepreg		0.26mm	FR4-370HR	Dielectric	
CF-003	L3_VDD_SIG	0.02mm		Signal	G2
Core		0.46mm	FR4-370HR	Dielectric	
CF-003	L4_GND	0.02mm		Signal	G3
Prepreg		0.26mm	FR4-370HR	Dielectric	
CF-003	L5_GND	0.02mm		Signal	G4
Core		0.13mm	FR4-370HR	Dielectric	
CF-003	L6_BOT	0.02mm		Signal	GBL
Surface Material	Bottom Solder	0.01mm	Solder Resist	Solder Mask	GBS
	Bottom Overlay			Legend	GBO
Total thickness: 1.37mm					

Realistic View




PART NO: =PCB_PART_NUMBER		APPROVALS		DATE	
ENGINEER: =PCB_ENGINEER		=PCB_ENGINEER		=PCB_ENGINEER	
DESIGNER: =PCB_DESIGNER		=PCB_DESIGNER		=PCB_DESIGNER	
CHECKER: =PCB_CHECKER		=PCB_CHECKER		=PCB_CHECKER	
Reference Documents		BOM DOC: =DOC_NO_BOM		ASSY DOC: =DOC_NO_FAB_DWG	
SCH DOC: =DOC_NO_SCH_DWG		PCB DOC: =PCB_DWG_NO		DESIGN ITEM: .lfe	
TITLE: STAC V1 X1 Board		DESIGN ITEM REVISION: .lfeRevision		SIZE: B	
CAGE CODE: =CAGE_CO		DWG NO:		REV:	
SCALE:		FILE NAME: STAC-v1-pcb.PCBDwf		SHEET: 2 OF 3	


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEEE GIVEN.


REV STATUS OF SHEETS	REV										REVISIONS						
	SHEET										ZONE	REV	DESCRIPTION	DATE	APPROVED		

L1_TOP (Scale 1:1)



L6 BOT (Scale 1:1)



		PART NO: =PCB_PART_NUMBER		<div> <div>Altium™</div> <div>=Address1 =Address2 =Address3 =Address4</div> </div>	
		APPROVALS	DATE		
		ENGINEER: =PCB_ENGINEER	=PCB_ENGINEER		
		DESIGNER: =PCB_DESIGNER	=PCB_DESIGNER		
		CHECKER: =PCB_CHECKER	=PCB_CHECKER		
<div>THIRD ANGLE PROJECTION</div>		Reference Documents		DESIGN ITEM: .Item	
		BOM DOC: =DOC_NO_BOM		TITLE: STAC	
		ASSY DOC: =DOC_NO_FAB_DWG		V1 X1 Board	
		SCH DOC: =DOC_NO_SCH_DWG		<div> <div>SIZE: B</div> <div>CAGE CODE: =CAGE_CO</div> <div>DWG NO:</div> <div>REV:</div> </div>	
		PCB DOC: =PCB_DWG_NO		<div> <div>SCALE:</div> <div>FILE NAME: STAC-v1-pcb.PCBDwf</div> <div>SHEET: 3 OF 3</div> </div>	
NEXT ASSY		USED ON			
APPLICATION					