


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REV STATUS OF SHEETS	REV										REVISIONS						
	SHEET										ZONE	REV	DESCRIPTION	DATE	APPROVED		

Notes:



1. 6 layers.
2. FR370-HR for all layers.
3. ENIG plating.
4. Silkscreen (both sides): white.
5. Soldermask (both sides): blue.
6. Electrical testing: connectivity (.ipc file attached).
7. Remove unused pads from internal layers.
8. Fabricate PCB to meet the requirements of IPC-6012 class 2. No Coupon.
9. Customer contacts: Rahul Kumar (rahulkumar@berkeley.edu, (408) 702-5845), Felicia Guo (felicia\_guo@berkeley.edu, 917-520-6865) & Anita Flynn (aflynn@berkeley.edu, 510-681-3931).
10. Controlled impedance traces are only on the L1\_Top layer. All are single-ended 50 ohm  $\pm 10\%$ , and are drawn with width 8.501mils. Please adjust as needed.

### Drill Drawing View (Scale 1:1)



## Drill Table

Symbol	Count	Hole Size	Plated	Hole Tolerance
○	841	0.20mm	Plated	+/-0.08mm
✕	4	0.55mm	Plated	+/-0.08mm
☆	2	0.66mm	Non-Plated	+/-0.05mm
⊗	3	0.71mm	Plated	+/-0.08mm
▽	141	1.02mm	Plated	+/-0.08mm
▽	6	1.35mm	Plated	+/-0.08mm
◎	6	1.50mm	Plated	+/-0.08mm
⊗	4	1.60mm	Plated	+/-0.08mm
⊕	2	1.78mm	Plated	+/-0.05mm
□	4	3.27mm	Non-Plated	+/-0.05mm
1013 Total				

		PART NO: =PCB_PART_NUMBER				=Address1	
		APPROVALS				=Address2	
		ENGINEER: =PCB_ENGINEER	=PCB_ENGINEER			=Address3	
		DESIGNER: =PCB_DESIGNER	=PCB_DESIGNER			=Address4	
		CHECKER: =PCB_CHECKER	=PCB_CHECKER	DESIGN ITEM: .Item		DESIGN ITEM REVISION: .ItemRevision	
		Reference Documents		<div>TITLE: STAC V1 X1 Board</div>			
		BOM DOC: =DOC_NO_BOM					
		ASSY DOC: =DOC_NO_FAB_DWG					
		SCH DOC: =DOC_NO_SCH_DWG					
		PCB DOC: =PCB_DWG_NO		SIZE: B		CAGE CODE: =CAGE_CO	DWG NO:
NEXT ASSY	USED ON	SCALE:		FILE NAME: STAC-v1-pcb.PCBDef	SHEET: 1	OF 3	
APPLICATION							


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REV STATUS OF SHEETS	REV										REVISIONS				
	SHEET										ZONE	REV	DESCRIPTION	DATE	APPROVED


Layer Stack Legend

Material	Layer	Thickness	Dielectric Material	Type	Gerber
	Top Overlay			Legend	GTO
Surface Material	Top Solder	0.01mm	Solder Resist	Solder Mask	GTS
CF-003	L1_TOP	0.02mm		Signal	GTL
Core		0.13mm	FR4-370HR	Dielectric	
CF-003	L2_GND	0.02mm		Signal	G1
Prepreg		0.26mm	FR4-370HR	Dielectric	
CF-003	L3_VDD_SIG	0.02mm		Signal	G2
Core		0.46mm	FR4-370HR	Dielectric	
CF-003	L4_GND	0.02mm		Signal	G3
Prepreg		0.26mm	FR4-370HR	Dielectric	
CF-003	L5_GND	0.02mm		Signal	G4
Core		0.13mm	FR4-370HR	Dielectric	
CF-003	L6_BOT	0.02mm		Signal	GBL
Surface Material	Bottom Solder	0.01mm	Solder Resist	Solder Mask	GBS
	Bottom Overlay			Legend	GBO
Total thickness: 1.37mm					

Realistic View (Top)



Realistic View (Bottom)




PART NO: =PCB_PART_NUMBER		APPROVALS		DATE	
ENGINEER: =PCB_ENGINEER		=PCB_ENGINEER		=PCB_ENGINEER	
DESIGNER: =PCB_DESIGNER		=PCB_DESIGNER		=PCB_DESIGNER	
CHECKER: =PCB_CHECKER		=PCB_CHECKER		=PCB_CHECKER	
BOM DOC: =DOC_NO_BOM		Reference Documents		DESIGN ITEM: .lfe	
ASSY DOC: =DOC_NO_FAB_DWG		=DOC_NO_FAB_DWG		DESIGN ITEM REVISION: .lfeRevision	
SCH DOC: =DOC_NO_SCH_DWG		=DOC_NO_SCH_DWG		TITLE: STAC V1 X1 Board	
PCB DOC: =PCB_DWG_NO		=PCB_DWG_NO		SIZE: B CAGE CODE: =CAGE_CO DWG NO: REV: =Address1 =Address2 =Address3 =Address4	
SCALE: FILE NAME: STAC-v1-pcb.PCBDwf		SHEET: 2 OF 3			


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


REV STATUS OF SHEETS	REV											REVISIONS				
	SHEET										ZONE	REV	DESCRIPTION	DATE	APPROVED	

L1 TOP (Scale 1:1)



L6 BOT (Scale 1:1)



PART NO: =PCB_PART_NUMBER		APPROVALS		DATE				=Address1			
ENGINEER: =PCB_ENGINEER		=PCB_ENGINEER		=PCB_ENGINEER				=Address2			
DESIGNER: =PCB_DESIGNER		=PCB_DESIGNER		=PCB_DESIGNER				=Address3			
CHECKER: =PCB_CHECKER		=PCB_CHECKER		=PCB_CHECKER				=Address4			
Reference Documents		BOM DOC: =DOC_NO_BOM		ASSY DOC: =DOC_NO_FAB_DWG		SCH DOC: =DOC_NO_SCH_DWG		PCB DOC: =PCB_DWG_NO			
THIRD ANGLE PROJECTION		NEXT ASSY		USED ON		APPLICATION		DESIGN ITEM: .Item			
								DESIGN ITEM REVISION: .ItemRevision			
								TITLE: STAC V1 X1 Board			
								SIZE: CAGE CODE: =CAGE_CO			
								DWG NO: STAC-v1-pcb.PCBDwf			
								REV: SHEET: 3 OF 3			