

## Q012-1

1) (500)

• Instruction set size = 12 ~~bits~~ (# of instructions)  
 $\Rightarrow 2^3 < 12 < 2^4$

we need 4 bits here

• Two source register identifiers, and 64 total registers

Each  $2^6 = 64$  } Registers can be represented by max 6 bits

$\Rightarrow$  2 registers for source  
 $= 6 + 6 = \underline{12 \text{ bits}}$

• Destination register: 6 bits

• 12-bit immediate value: 12 bits

$$\text{Total} = 4 + 6 + 6 + 6 + 12$$

$$= 34$$

$$= 4.25 \text{ bytes } \left( \frac{34}{8} = 4.25 \right)$$

However, 4.25 ~~to~~ storage cannot have a fractional part

$\Rightarrow$  5 bytes required per instruction

$$\Rightarrow 100 \text{ instructions} \times 5 = 500$$

2) (32)

2-byte instruction format means we can describe an instruction using  $2 \times 8 = 16$  bits.

$\Rightarrow 2^{16}$  possible instructions

For integer operands, we need 4 bits because  $2^4 = 16$  (16 int. registers)

Similarly,  $2^6 = 64$  (64 float registers)  
 $\Rightarrow 6$  bits

instructions  
 Type-1:  $4 \times 2^{(3 \times 4)} = 2^{14}$    
 (3 integers, 4 bits for integer)  
 Similarly:

$$\text{Type-2: } 8 \times 2^{(2 \times 6)} = 2^{15}$$

~~$$\text{Type-3: } 14 \times 2^{(1 \times 4)} = 7 \times 2^5$$~~

$$\text{Type-3: } 14 \times 2^{(4+6)} = 7 \times 2^{10}$$

$$\text{Type-4: } N \times (2^6) = N(2^6)$$

$$\Rightarrow 2^{16} = 2^{15} + (2^{14}) + 7 \times 2^{10} + N(2^6)$$

$$2^{14} = 7(2^{10}) + N(2^6)$$

$$2^8 = 7(2^5) + N$$

$$8(2^5) = 7(2^5) + N$$

$$2^5 = N$$

$$\boxed{N = 32}$$

3)

~~All of the mentioned~~

Having a branch Delay Slot

4)

False

Complex v/s Reduced  
more complicated less complicated

5)

RISC

Sun Microsystems follow RISC architecture

6)

RISC

RISC (Reduced Instruction Set computer)  
is designed to perform a smaller number  
of computer instructions

7)

CISC: Complex Instruction Set Computers



8) Semantic Gap

They were designed with the ~~ops~~ objective of improving efficiency of software development, and hence reduce the gap b/w high level language and low level language.

9) Motorola A56710) RISC11) Transistors12) RISC

Instructions are reduced, and since it use pipelining, lesser amount of computing time is needed.

13) I, II, and III

14) a, b, c, d

20) Turing  
machine

15) Both I and II are true

16) All of the above (All are RISC architecture)

22) 2 Kb

17) Non-Sequential Cycle

18) A bus cycle that transfers to or from a memory address which is unrelated to previous address is non sequential

19)  $ADD\$ \ r4, r0, r2;$   
 $ADCS \ r5, r1, r3;$

23) Mem

19) It may halt by changing the input

A Turing machine can halt in many ways (either after receiving/rejecting input) but not after changing input.

It can change value on tape and move to an adjacent square/cell.

20) Turing Machine is a simple mathematical model of a general purpose computer

That is false b/c TM performs a specific set of instructions, unlike a general purpose computer

21) Initiation of Interrupt Service

22) 2 Kbits

$$\begin{array}{ccc} A \times B & \Rightarrow & (2^4)(2^4) \text{ possibilities} \\ 4\text{bits} & 4\text{bits} & \Rightarrow 2^8 \end{array}$$

output :  $A \times B = C$  requires 8 bits too  
 $\begin{array}{ccc} 4 & 4 & 8 \leftarrow \text{bits} \end{array}$

$$\begin{array}{l} \text{total needed} \\ \Rightarrow 2^8 \times 8 = 2^{11} = 2 (2^{10}) \\ = 2 \text{ Kbits} \end{array}$$

23) Memory Address Register

MAR stores address from which data is to be fetched or where it is to be stored.



24) Memory Data Register

MDR is used to store the information which is moved to and from storage and CPU.

25) Accumulator

26) M does not halt on any string in  $(0+1)^+$