	Shreyas Dodaman
	1911 467 9 Page:
	CSN-221 Tutorial 2
)	1001
Q1)	ASCI1: A → 65 → 1000001
	1 1 2 1 3 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5
	ANS: (B) 10 0 0 0 0 1 1 2 2 2 2 2 2 2 2 2 2 2 2
(2)	$(\overline{A+B}) + \overline{c} = (A+B)(c)$
	1 - 0 1 0 3 5 8 F. L
	$\pi + y = \pi y$
	$(\overline{A+B})+\overline{C}=(A+B)(C)$
	329 (29
	) Ref. (22
2.7	
43)	(D) All of the above state = 1111
	However, we only use 2's complement
	with computers because of technical reasons.
	of it is a thirty or of the
Cua.	(B) - 16 ilid 2000 = -
7	April 100 de april 10 to to
	128 x 8 RAM => 1024 Lytes bits
	1224
	=> 1024 128 13 y/es.
1. 1.	Cities of the pulse
	Since 1 chip = 128 Bytes
	2048 Bytes
	$\Rightarrow x = 16$
	$\Rightarrow$ $(x = 16)$
	1 515 - 516 - 41 LOC - 41

Page:
Date: / /

all of the above A & B & C fer (5'(8) + E' = (A) = 5 + (8 + 1) A O BO C (11-11)-7-(11-3)(0) 86) 256 11 bils = total 2" instructions = 2048 > # of insmichons por 2-address encoding =) each address => 4 bits => 24 possibilities for I address > 5 2-address instructions = 15 x 2+ x 2+ = 1280 encodings 32×24 = 512 one address insmiching ⇒ remaining instruction, we can assume are 0-address # = 2048 - 1280 - 512 = 256

Page:

(c) Instruction opcode.

It is instruction for which operation must be performed

08) (111111111) = (210-1) = (1023)10

128 instructions => 27 => 7 fields for opcode Oriven: 7 bits for operand. Remaining: 24-(7+7)=10 bits for register

mar valu = 111111111

18 tolls of 16 bits for insmeriors

Total: 29 = 5-12 possible instruction

1 2, two address instructions

(c) **35** 768

2x 2 address insmichau = 2x27x27 = 32768

1 address instructions = 250x 27 = 500 32000

remaining for Daddress instructions

65536-32768-32000= 768