NAND TO TETRIS ASSIGNMENT

Assessment Number: 1

Name: Rahul Kumar

Rollno.: 2501730394

Course: B.Tech CSE AI and ML

Section: F

Subject: NAND to Tetris


Q 1:

Implement NOT, AND, and OR gates using only NAND gates in HDL. Draw the logic diagram for each and write the Boolean expression. Run the provided test scripts and capture the simulation output.

Answer:

1. NOT Gate

➢ Logic Diagram




Boolean Expression: NOT(a) = a NAND a = a'

➢ Truth Table of NOT Gate

NOT Gate Using NAND Gate

Logic Diagram:



Both inputs of the NAND gate are connected to the same input 'a'.
Therefore, the output is the complement of a.

Boolean Expression:

$$NOT(a) = a \text{ NAND } a = \bar{a}$$

➢ **HDL Dashboard**


Test Steps: 7 Outputs: 5

Slow Fast


Test Script | Compare File | Output File | Diff Table

```
1  // This file is part of www.nand2tetris.org
2  // and the book "The Elements of Computing Systems"
3  // by Nisan and Schocken, MIT Press.
4  // File name: projects/1/And.tst
5
6  load And.hdl,
7  compare-to And.cmp,
8  output-list a b out;
9
10 set a 0,
11 set b 0,
12 eval,
13 output;
14
15 set a 0,
16 set b 1,
17 eval,
18 output;
19
20 set a 1,
21 set b 0,
22 eval,
23 output;
24
25 set a 1,
26 set b 1,
27 eval,
28 output;
```

➢ **Test Script**




➢ **Pins**



➢ **Comparison Table**

Logic Diagram:



The first NAND gate inverts ' a ' to $\overline{a}$.

The second NAND gate inverts ' b ' to $\overline{b}$.

The third NAND gate computes the NAND of $\overline{a}$ and $\overline{b}$.


By De Morgan's law, $\overline{a \cdot b} = a + b$.

Boolean Expression:

$$OR(a, b) = \overline{a \cdot b} = a + b$$


2. AND Gate

➢ Logic Diagram




Boolean Expression: AND(a,b) = a · b


➢ Truth Table




➢ HDL Dashboard


Test
Steps: 7 Outputs: 0
Slow
Fast
Test Script
Compare File
Output File
Diff Table
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/1/Or.tst
5
6 load Or.hdl,
7 compare-to Or.cmp,
8 output-list a b out;
9
10 set a 0,
11 set b 0,
12 eval,
13 output;
14
15 set a 0,
16 set b 1,
17 eval,
18 output;
19
20 set a 1,
21 set b 0,
22 eval,
23 output;
24
25 set a 1,
26 set b 1,
27 eval,
28 output;

➢ **Test Script**



➢ **Pins**




➢ **Comparison Table**

Truth Table

A (Input)	B (Input)	$Y = \overline{(AB)} = \overline{A}$
0	0	1
1	1	0

3. OR Gate

➢ **Logic Diagram**



Boolean Expression: OR(a,b) = a + b

➢ **Truth Table**


Test Steps: 5 Outputs: 3

Slow Fast


Test Script | Compare File | Output File | Diff Table

```
1  This file is part of www.nand2tetris.org
2  and the book "The Elements of Computing Systems"
3  by Nisan and Schocken, MIT Press.
4  File name: projects/1/Not.tst
5
6  d Not.hdl,
7  pare-to Not.cmp,
8  put-list in out;
9
10  in 0,
11 l,
12 put;
13
14  in 1,
15 l,
16 put;
```


➢ **HDL Dashboard**



➢ **Test Script**



➢ **Pins**



➢ **Comparison Table**

Input A	Input B	Output $(A \cdot B)$
0	0	0
0	1	0
1	0	0
1	1	1

Conclusion

The NAND gate can be used as a universal logic gate to construct NOT, AND, and OR operations.