

## M & A (Microcontrollers & Application)

↳ 8085 → Microprocessors.

↳ 8051 → Microcontroller.

$$\begin{array}{r}
 1) \quad \begin{array}{r} 1 \\ 8 \quad 7 \quad F \end{array} \quad B. 39 \\
 + \begin{array}{r} 9 \quad A \quad B \quad C. 45 \end{array} \\
 \hline 1 \quad 9 \quad 9 \quad B \quad 7. 77
 \end{array}$$

$$\begin{array}{r}
 2) \quad \begin{array}{r} 1 \quad 0 \quad 1 \quad 1 \quad 0. \quad 1 \quad 0 \quad 1 \end{array} \\
 + \begin{array}{r} 0 \quad 1 \quad 1 \quad 1. \quad 1 \quad 1 \end{array} \\
 \hline 1 \quad 0 \quad 0 \quad 1 \quad 1 \quad 0. \quad 1 \quad 0 \quad 0
 \end{array}$$

$$\begin{array}{r}
 11 \\
 + 12 \\
 \hline 23 \rightarrow 23
 \end{array}$$

$$\begin{array}{r}
 (OB) \quad 16 \quad \boxed{23} \\
 16
 \end{array}$$

$$= 16$$

$$07 \Rightarrow (17)_{16}$$

↑  
1 time sub.


### \* Memory :-

↳ Primary memory

↳ RAM (Random access Memory)


↳ Secondary Memory

↳ ROM (Read only Memory)




(Edge Triggered)

1-Bit Memory  
(RAM)



1 byte = 8 bits.





Address Line ( $A_0$ )      Reg. Selected

|   |       |
|---|-------|
| 0 | $R_0$ |
| 1 | $R_1$ |

$$2^{16} = 64 \text{ KB}_j$$

|               | 0     | $R_0$ |
|---------------|-------|-------|
|               | 1     | $R_1$ |
| Address Lines | $A_2$ | $R_2$ |
|               | $A_1$ | $R_3$ |
| $2^{(3)} = 8$ | $A_0$ | $R_4$ |
|               |       | $R_5$ |
|               |       | $R_6$ |
|               |       | $R_7$ |

## \* 8085 Bus Organization




\* Size of Memory :-

$$2^n = \text{Memory}$$

$n = \text{no. of address lines}$

\* 8085 Programming Model :-



\* 8085 Flag Register :-

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| S              | Z              | -              | AC             | -              | P              | -              | CY             |

→ Char → 1 Byte → 8-bits.

$$\therefore 2^8 = 256$$

unsigned char → 0 - 255


$$\text{signed char} \rightarrow \frac{256}{2} = 128$$

$$-128 \rightarrow -1$$

$$128 \rightarrow -Ve$$

$$128 \rightarrow +Ve$$

$$0 \rightarrow +128$$



If MSB is 0 → +ve num  
1 → -ve num.

Ex: 0 111 1001 → +ve.  
↓ MSB is 0

Ex: 1 000 1001 → -ve.  
↓ MSB is 1.

in Hexa  
↓ 89 H

94 H = 85 H ABH → 1 MSB (negative value).

05 H 19 H 25 H → 0 MSB (Positive value).

+ve : 0000 0000 → 00H  
↓  
↓  
↓  
↓ 0111 1111 → FFH

-ve : 1000 0000 → 80H  
↓  
↓  
↓  
↓ 1111 0000 → FFH

1st 8 bits will always be 1001 1100

1st 8 bits will always be 0000 0000

Aug 1st 2023

MVI A, 95H

MVI B, 89H

ADD B

HLT

95H → 1001 0101

89H + 1000 1001

$$\begin{array}{r} \\ \hline 1 | 0 001 \ 1110 \\ \text{MSB is } 0. \quad \text{Sign} \end{array}$$

E → 1EH

(sign will be 0).

→ If MSB is = 0 so, S = 0.

→ Z (Zero) = 0 If all result 0 → Z = 1.

If result non zero → Z = 0.

→ AC (Auxillary carry)

If D<sub>3</sub> → D<sub>4</sub> is carry so, AC = 1

If no carry = 0.

AC = 0.

→ CY = (last final carry)

If last final carry is Available so CY = 1

If not so, CY = 0.

→ P = (Even and odd). even parity = 1. so, parity = 1  
 ↓  
 (Parity)

If 1111 → so Parity is 1

If all are 0 so parity is also 1.

If 0000 → so Parity

0000 0000 NOR → 1

0000 0001 → 0

NOR logic is  
apply to design  
zero flag

AC=1

Ex:

MVI A, FFH

MVI B, 01H

ADD B

HLT

Carry ↓ Z=1

MSB = 0  
S=0

Z=1

AC=1

CY=1

P=1

↪ Parity zero as a even num

Ex: MVI A, F9H

1111 101

MVI B, 55H

+ 0101 0101

ADD B

1101001110

MVI C, 67H

S=0

ADD C

Z=0

HLT

AC=0

CY=1

P=1


$$\begin{array}{r}
 0100110 \\
 + 0110011 \\
 \hline
 10110101
 \end{array}$$

S = 1  
 Z = 0  
 AC = 1  
 CY = 0  
 P = 0

(used with  $x_2$  to generate internal clock).

|   |                 |    |      |                 |  |
|---|-----------------|----|------|-----------------|--|
| Crystal Input                             | X <sub>1</sub>  | 1  | 40   | Vcc             | +5V Supply   |
| Crystal output                            | X <sub>2</sub>  | 2  | 39   | HOLD            | Request control of the bus                                 |
| Used to reset other devices.              | RESET OUT       | 3  | 38   | HDA             | Hold acknowledge   |
| (serial output side)                      | SOP             | 4  | 37   | CLK (OUT)       | Clock out to synchronize external devices                  |
| (serial Input side)                       | SIP             | 5  | 36   | RESET IN        | Resets the microprocessor                                  |
| Non-maskable interrupt (highest priority) | TRAP            | 6  | 35   | READY           | Used to delay microprocessor if peripherals are not ready. |
| Reset interrupt (vector at 003CH)         | RST 5.5         | 7  | 34   | I/M             | Distinguishes between memory(0) and I/O operation(1)       |
| Reset interrupt (vector at 0034H)         | RST 6.5         | 8  | 8085 | S <sub>1</sub>  | Status signal  |
| Reset interrupt (vector at 002CH)         | RST 5.5         | 9  | A    | RD              | Read-active low, used to read from memory or I/O           |
| Interrupt request (maskable)              | INTR            | 10 |      | WR              | Write-active low, used to write to memory or I/O           |
| Interrupt acknowledge                     | INTA            | 11 |      | ALE             | Address Latch Enable-Demultiplex ADD - AD <sub>7</sub>     |
| AD <sub>0</sub>                           | 12              |    | 99   | S <sub>0</sub>  | Status signal (used externally)                            |
| AD <sub>1</sub>                           | 13              |    | 28   | A <sub>15</sub> |  |
| Lower address and data bus (multiplexed)  | AD <sub>2</sub> | 14 | 97   | A <sub>14</sub> |  |
| AD <sub>3</sub>                           | 15              |    | 26   | A <sub>13</sub> | Higher address lines                                       |
| AD <sub>4</sub>                           | 16              |    | 25   | A <sub>12</sub> |  |
| AD <sub>5</sub>                           | 17              |    | 24   | A <sub>11</sub> |  |
| AD <sub>6</sub>                           | 18              |    | 23   | A <sub>10</sub> |  |
| AD <sub>7</sub>                           | 19              |    | 22   | A <sub>9</sub>  |  |
| Ground/YSS (OV)                           | 20              |    | 21   | A <sub>8</sub>  |  |

8085 Pinout



## \* Data Transfer Instructions

$$M = 2^{15} \Rightarrow 64 \text{ KB}$$

16 → No. of

Address Lines

1) MOV Rd, Rs

Mnemonics

2) MVT


OPCODE

OPERANDS

MOV M, R ; M → Memory

MOV R, M

\* Copy data on memory location 2000H from Register A.



\* Load to data bytes in Registers , RA and RC add them and then store the result on to memory location 1050 H . also indicate the status of flags after addition.

$$\text{ADD G} + \frac{C}{[A]}$$

MVI A, 32 H      0011 0010

MOV A,C

MVI C, 13 H      0001 0011

ADD C      0100 0111

[MVI H, 10 H] LXI S=0

A      Flags

[MVI L, 50 H] Z=0

B

MOV M, A

C

AC=0

D

CF=0

E

PF=1

F

H

10H 50H L

3) LXT

[Load 16 bit (X) Immediate data]

LXT Rp, 16 bit Imm. Data

↳ Register Pair  $\Rightarrow B \rightarrow BC$


D  $\rightarrow DE$


H  $\rightarrow HL$

SP  $\rightarrow$  Start Pointer.

LXT H, 1050H

\* Generation of control signals (MEMR, MEMW, IOR, IOW)






$\Rightarrow$  Bubbled NAND Gate


$$(\overline{A} \cdot \overline{B}) = \overline{\overline{A}} + \overline{\overline{B}}$$

$$= A + B$$

\* Generation of control signals using Decoders?



$$m = 2^n$$



I/O/M    RD    WR

0        0        0        Unused

$O_1$  0        0        1        MEMR

$O_2$  0        1        0        MEMW

0        1        1        Unused

1        0        0        Unused

$O_5$  1        0        1        TOR

$O_6$  1        1        0        TOW


1        1        1        Unused.

\* Generate the control signals using the appropriate decoders. consider the <sup>Write</sup> signal is at MSB and <sup>Read</sup> signal is at LSB.

|                 |         |  |                                   |
|-----------------|---------|--|-----------------------------------|
| (LSB)           |         |  |                                   |
| WR              | 3 to 8: |  | $O_1 \rightarrow \overline{MEMW}$ |
| I/O/M           |         |  | $O_3 \rightarrow \overline{IOW}$  |
| $\overline{RD}$ |         |  | $O_4 \rightarrow \overline{MEMR}$ |
| (LSB)           |         |  | $O_6 \rightarrow \overline{IOR}$  |



## \* Demultiplexing Address and Data Bus :-





\* ~~cat~~

\* Classification of instructions :-

[1] Based on Byte size :-

↳ One byte instructions

↳ two byte instructions

↳ three byte instructions.

Reg. codes

Code Reg.

000 B

001 C

010 D

011 E

100 H

101 L

110 M (Memory)

111 A

[A] One byte Instructions

1) Mov Rd, Rs

MVI A, 32H

01 Rd Rd R

Mov B, A → 47H

Mov C, B → 48H

2005 Mov c, A 4FH

Mov D, C → 51H

H

OPCODE OPERAND

→ ADD R/M A

10000 R R R + R/M

(A)

ADD B →

10000 0 000 → 80H

### (B) Two byte Instructions:

1.) MVI R<sub>d</sub>, 8-bit data

(Mov Immediate 8-bit data).

MVI M, 8-bit data,

One byte

00 R<sub>d</sub> R<sub>1</sub> R<sub>1</sub> 110 → 1<sup>st</sup> Byte

8-bit data → 2<sup>nd</sup> Byte

MVI A, 35H

00111100  
3 EH

MVI 3 3 3 3 00000000

3EH  
35H

MVI 00 --- 110

ADD 10000 ---

MOV 01 -----

Ex- MVI A, 39H

00111110

(C) Three byte

MVI B, 52H

000000110

Instruction

ADD B

100000000

MVI C, A2H

00001110

ADD C

100000001

MOV M, A

011101111

00---0001

MOV H, A

011001111

MVI E, F9H

00011110

00-B-BC

ADD E

100000011

01-D-DE

MOV D, A

010101111

1-O-H-HL

11 S-SP

| Memory location | Mnemonics. | Byte size | Hex code |
|-----------------|------------|-----------|----------|
| 1000H           | MVI A, 39H | 2         | 3E       |
| 1001H           |            |           | 39H      |
| 1002H           | MVI B, 52H | 2         | 06H      |
| 1003H           |            |           | 52H      |
| 1004H           | ADD B      | 1         | 80H      |
| 1005H           | MVI C, A2H | 2         | 0EH      |
| 1006H           |            |           | A2H      |
| 1007H           | ADD C      | 1         | 81H      |
| 1008H           | MOV M, A   | 1         | 77H      |
| 1009H           | MOV H, A   | 1         | 67H      |
| 100AH           | MVI E, F9H | 2         | 1EH      |
| 100BH           |            |           | F9H      |
| 100CH           | ADD E      | 1         | 83H      |
| 100DH           | MOV D, A   | 1         | 57H      |

### \* Memory Interfacing with 8085 :-

Ques:- Interface a 1 KByte ram with 8085 show all design steps and draw the Final Circuit diagram. Use NAND gate for ~~chip~~ Select logic.

→ Step 1 :- Identify No. of Address lines & chip Select Lines.


$$\text{chip size} = 1 \text{ KB} = 2^n \rightarrow n = 10 \text{ Address lines}$$

↓  
(1024 Bytes)

[A<sub>0</sub> → A<sub>9</sub>]

chip select lines =  $16 - 10 = 6$  [ $A_{10} \rightarrow A_{15}$ ]

Step 2 :- Decide the chip select logic & Address Lines Range:-



Step 3 :- Memory Map.

FFFFH


03FFH

1 KB

RAM

0000H

Step 4 :- Final (circuit (Hardware)) Diagram



1 KB

RAM

$1000000 \rightarrow 8000H$   
 $83FFH$

A<sub>0</sub>

D<sub>7</sub>


D<sub>0</sub>

Ques:- Interface a 2 KB ROM with 8085. The chip select logic should be non zero. Show a design circuit diagram.


→ Step 1 - Identify No. of Address lines & chip select lines  
 chip size = 2 KB =  $2^n$  =  $n = 11$  Address lines  
 $(1024) \quad 2 \times 2^{10} \quad [A_0 \rightarrow A_{10}]$

$$\text{chip select lines} = 16 - 11 = 5 \quad [A_{11} \rightarrow A_{15}]$$

Step 2 - Decide the chip select logic & address range.




Step 3 - Memory Map



8K  
16K



#### Step 4:- Final circuit (Hardware) Diagram.



$$15_{10} = 0FH$$

$$16_{10} = 10H$$

$$255_{10} = FFH$$

$$256_{10} = 100H$$

Ques: If a 256 Bytes RAM has Ending Address  $BFFFH$  what should be the Starting Address?

$$\rightarrow \text{chip size} = 2^8 = 8 \text{ Address lines.}$$

$$\text{Starting Address} = \text{Ending Address} - (\text{size of RAM} - 1)$$

$$(BFFFH - (100H - 1))$$

$$BFFFH - 0FFH$$

Juel: Interface 512 Bytes ROM and 4 KB RAM with 8085 use NAND gate for chip select logic and show all design steps and draw a final circuit diagram.

$\rightarrow$  step 1 :- Identify No. of Address lines & chip select lines,

$\rightarrow$  for chip 1

$$\rightarrow \text{chip size} = 512 \text{ Bytes ROM}$$

$$2^8$$

$\hookrightarrow n = 8 \text{ Address lines}$

$$\rightarrow \text{chip select lines} = 16 - 8 = 8 \quad [A_0 \rightarrow A_8]$$

$\rightarrow$  for chip 2

$$\rightarrow \text{chip size} = 4 \text{ KB RAM}$$


$$4 \times 1024 - 2^2 \times 2^5$$

$$12 = 12$$


$$\rightarrow \text{chip select lines} = 16 - 12 = 4$$

Step 2

→ for chip 1 = (512 Bytes).



→ for chip 2 = (4KB RAM)




Step 3

|           |        |
|-----------|--------|
|           | FFFFH  |
| 4KB RAM   | CFFFFH |
|           | C000H  |
|           | 81FFH  |
| 512 B ROM | 8000H  |
|           | 0000H  |

Memory Map.

Step - 4



Ques: Interface a 1 KB ROM and 8 KB RAM with 8085  
 And ensure that the ROM is connected at the  
 starting address of the memory map show  
 all the design steps and draw the final  
 circuit diagram.

→ Step 1 :- Identify No. of Address lines & chip select line

$$\text{chip 1 :- chip size} = 1 \text{ KB} = 2^{10} \rightarrow n = 10 \text{ Address lines}$$

$$\text{chip select lines} = 16 - 10 = 6.$$

$$\text{chip 2 :- chip size} = 8 \text{ KB} = 2^{13} \rightarrow n = 13 \text{ Address lines}$$

$$\text{chip select lines} = 16 - 13 = 3.$$

### Step 2 :-

→ for chip 1 :- (1 KB ROM)

chip select → | Address lines →

A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub> A<sub>11</sub> A<sub>10</sub> A<sub>9</sub> A<sub>8</sub> A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000H

0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 03FFH

→ for chip 2 :- (8 KB RAM)

chip select → | Address lines →

A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub> A<sub>11</sub> A<sub>10</sub> A<sub>9</sub> A<sub>8</sub> A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 2000H


0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 3FFFH

### Step 3 :-



|  |         |       |
|--|---------|-------|
|  |         | FFFFH |
|  |         | 3FFFH |
|  | 8KB ROM | 2000H |
|  |         | 03FFH |
|  | 1KB ROM | 0000H |


Memory Map.


Step 4) Final circuit diagram



→ Final circuit Diagram (using Decoder):







## \* Classification of Instruction :-

↳ Based on Operations:-

1. Data Transfer Instructions → Don't affect any flags.
2. Arithmetic Instructions
3. Logical Instructions
4. Branching Instructions
5. Machine <sup>control</sup> Instructions.

## \* Data Transfer Instructions :-

1. MOV R<sub>D</sub>, R<sub>S</sub>
2. MVT R<sub>D</sub> 8-bit data
3. LXT R<sub>A</sub>; 16-bit data
4. LDA 16-bit memory address
5. STA 16-bit memory address
6. LDAX B/D
7. STAX B/D

### 4) LDA 16-bit memory address :-


OPCODE      OPRANDS :-

LDA      16-bit Memory address ; LDA 2000H

- Load Accumulator directly from 16-bit memory address (Location) provided in the instruction
- No flags are affected.
- Works with Accumulator only.

- Addressing mode is Direct Addressing mode.
- $\text{MOV M, A} \rightarrow$  Indirect Addressing mode.

LDA 2000H



5) STA 16-bit memory address

3 byte Instruction.

OPCODE      OPRANDS :-

STA      16-bit memory address.

- Store Accumulator's data into memory location provided in the instruction.

6) LDA X:B/D :-

3 byte instruction.

OPCODE      OPRANDS

LDA X      B/D ;  $B \rightarrow BC$  pair  
 $D \rightarrow DE$  pair.

16-bit

- Load Accumulator from the memory location provided by the register pair ( $BC$  or  $DE$ ).

No flags are affected.

LXI RP, 16-bit Imm. data

T, A → BC pair

D → DE pair

H → HL pair

SP → Stack pointer

- Data is loaded in Accumulator only.
- Addressing mode is Indirect

⇒ STAX B/D

1 Byte instruction

OPCODE

STAX

OPERANDS

B/D ; B → BC pair

D → DE pair

- Store Accumulator's data into memory location provided by the register pair (BC or DE).

### \* Branching Instructions

↳ Conditional

↳ Unconditional → JMP

1.) Unconditional Jump :-

find first 8-bit so  
it 2 bytes

OPCODE

OPERANDS

JMP

16-bit Memory Location ; JMP NEXT  
↓  
(Label)

- Jumps unconditionally to the given memory

location of the program

- No flags are affected.

- 3 byte instruction

Ex:- START :- LDA 2000H

STA 3000H

Carry me now with JMP START

Conditional Jump:-

1.) JZ - 16-bit memory location Jump on zero.

2) JNZ - 16-bit memory location

3) JC - 16-bit memory location

4) JNC - 16-bit memory location

1.) JZ :- jumps when zero flags is set ( $Z=1$ ).

Jump on zero.

- No flags are affected.

2) JNZ :- jump when non zero flags is set ( $Z=0$ ).

Jump non zero.

- No flags are affected.

3) JC :- jump when carry flags is set ( $CY=1$ )

Jump on carry.

- No flags are affected.

4) JNC :- jump when non carry flags is set ( $CY=0$ )

Jump non carry.

- No flags are affected.

### \* Arithmetic Instructions:

1) OPCODE      OPERANDS  
ADD            R/M

- ADD the 8-bit data (content) of Register or memory location (provided by HL pair) with Accumulator.
- Result is stored in Accumulator.
- It is a one-byte instruction.
- All flags are affected.
- Accumulator is by default one of the operands.


\* INR R/M :- Increment the content of Register or memory location (provided by HL pair) by 1.

- All flags except carry flags are affected.
- One byte instruction.
- If the data is FF  $\rightarrow$  the register data will be 00H after increment.

\* DCR R/M :- Decrement the content of Register or memory location (Provided by HL pair) by 1.

- All flags except carry flags are affected.
- One byte Instruction.
- If the data is FF  $\rightarrow$  so it will FEH after decrement.

Ques: Write a program to download a block of data from memory location 1000H to memory location 3050H. Consider the size of block is 20 bytes.



LXI H, 1000H ; HL = source starting address (1000H).

LXI D, 3050H ; DE = destination starting address (3050H).

MVI C, 14H ; Load counter = 20 ( $14 \text{ H} = 20 \text{ decimal}$ ).

LOOP : MOV A, M ; Copy data from memory (source) to A.

STAX D ; Store A into memory at DE (destination).

INX H ; Increment register pair by 1.

INX D ; Move to next destination address.

DCR C ; Reduce counter.


JNZ LOOP ; Jump back if counter not zero.

HLT ; when counter = 0.

|   |     |     |         |
|---|-----|-----|---------|
| A |     |     |         |
| D | 30H | 50H | E(3050) |
| H | 10H | 00H | L(100)  |

→ 01H

Ques: Write a program to transfer a block of data from memory location 1000H to memory location 3050H. consider the size of block is 20 bytes.



LXI H, 1000H ; HL = source starting address (1000H).

LXI D, 3050H ; DE = destination starting address (3050H).

MVI C, 14H ; load counter = 20 ( $14H = 20$  decimal).

Loop: MOV A, M ; copy data from memory (source) to A.

STAX D ; store A into memory at DE (destination).

INX H ; increment register pair by 1.

INX D ; move to next destination address.

DCR C ; Reduce counter.

JNZ Loop ; jump back if counter not zero.

HLT ; when counter = 0.

|   |     |     |         |
|---|-----|-----|---------|
| A |     |     |         |
| D | 30H | 50H | E(3050) |
| H | 10H | 00H | L(1000) |

→ 01H

7. counter data instruction

complete the table

find memory location



Ques:- Transfer a block of data from ~ memory location 4000H to destination memory location C000H. Consider the size of the block is stored at the memory location 1000H. use HL pair as destination pointer

→ LDA 1000H ; Get size of block → Accumulator = N

Mov C,A ; put counter into c register.

LXI D, 4000H ; DE = Source pointer (4000H)

LXI H, C000H ; HL = Destination pointer (C000H)

Loop : LDAX D ; get Data from source (DE)

Mov M,A ; Store data into destination (HL)

INX D ; Increment DE → next source address

INX H ; Increment HL → next destination address.

DCR C ; Decrease Counter

JNZ Loop ; Repeat until C=0

HLT ; stop

## \* Data Transfer with I/O :-

1. IN
2. OUT


### 1. IN :-

OPCODE      OPERANDS


1. IN      8-bit port Address
2. OUT - OUT      8-bit Port Address.

- It is a two byte instruction.
- It loads data from I/O port into Accumulator only.
- No flags are affected.

Ex: Load 2 bytes from the input ports 10H and 15H into 8085 add this bytes and send the result on output port 21H.



Diff. between Memory Mapped I/O and I/O Mapped I/O.



### \* Logical Instructions:-

AND      OR      XOR      Carry.

- 1) ANA R/M
- 2) ANI 8-bit Imm. data
- 3) ORA R/M
- 4) ORI 8-bit Imm. data.
- 5) XRA R/M
- 6) BXRI 8-bit Imm. data

Q - Mask all even bits of a data byte received from port 01 H

Q - Unmask bit D4 to D7 in this above data byte

Q - Complement all odd bits of the above data bytes  
Finally send the updated byte to output port 11 H.

Date \_\_\_\_\_  
Page \_\_\_\_\_

IN 01H      IN 01H  
 ANI 0AAH      ANI 0FFH  
 OUT 02H      OUT  
 HLT


### \* Arithmetic Instructions :-

- 1) ADD
- 2) ADI 8 bit Imm. data.
- 3) ADC
- 4) ACI

3) OPCODE      OPERANDS  
 ADC      R/M

- Add the contents of register or memory location (provided by HL pair), with register A, with carry.
- Result is stored in register A.
- All flags are affected.
- It's a one byte instruction.

Ex: Add 2 16 bit data loaded in BE and HL pair  
 Store the result in BC pair as well on  
 memory locations 1001H (lower byte) and  
 1002H (upper byte).



- 5) INR R/M } These instructions affects all flags  
 6) DCR R/M } except carry flag.

Ex: Increment a content of memory location 2000H by 1

| Op Code      | Address    | Flags |
|--------------|------------|-------|
| 1x1 H, 2000H |            |       |
| INR M        |            |       |
| INR L        |            |       |
| INR M        | H 20 01H L |       |

7) INX Rp

8) DCX Rp.

- Increment / decrement the register pair by 1.

- No flags are affected.

- Rp can be BC, DE, HL pair & stack pointer.

- It is one byte instruction.

1x1 B, 10FF14 B C

INX B → 110014 + B C 0001000100000000

9) SUB R/M

10) SVI 8-bit Imm. data

11) SBB R/M

12) SBI 8-bit Imm. data

**SUB** } - subtracts the operands from reg A.

**SUB** } - result is stored in reg A.  
- All flags are affected

**SBB** } - subtracts the operands & carry (borrow) flag from reg A.

**SBB** } - result is stored in reg A  
- All flags are affected  
- subtraction is performed with 2's complement method internally.

**SUB R/M  $\Rightarrow$  A**

R/M

A  $\leftarrow$  Result.

**SBB R/M  $\Rightarrow$  A**

R/M

Borrow(Carry)/A

$$(05) - (03) = + (02)$$



Step: 1 0000 0011

1111 1100  $\leftarrow$  1's  $(n-1)$ 's Comp.



1111 1101  $\leftarrow$  2's Comp. of (03+1)

Step: 2 Add it with (05) H.I.

$$\begin{array}{r} 0000 \ 0101 \\ + 1111 \ 1101 \\ \hline 0000 \ 0010 \end{array}$$

Step-3 Complement the carry in step-2

After complementing :-

- If carry = 0 ; Result is positive & in correct magnitude form.
- If carry = 1 Result is negative and in  $\bar{x}$ 's complement form.

Ex:-  $(03) - \underline{(05)} = -(02)$ .

→ Step-1

|           |                                 |
|-----------|---------------------------------|
| 0000 0101 | ← $\bar{x}$ 's $(x-1)$ 's comp. |
| 1111 1010 |                                 |
| + 1       |                                 |

11111011 ←  $\bar{x}$ 's comp.

Step-2 Add it with  $(03)H$ .

|             |                                 |
|-------------|---------------------------------|
| 0000 0111   | ← $\bar{x}$ 's $(x-1)$ 's comp. |
| + 1111 1011 |                                 |
| 011111110   |                                 |

Step-3 After complement


$$\text{carry} = 1.$$

→ Take  $\bar{x}$ 's comp- off to find actual magnitude


|           |                                 |
|-----------|---------------------------------|
| 1111 1110 | ← $\bar{x}$ 's $(x-1)$ 's comp. |
| 0000 0001 |                                 |
| + 1       |                                 |

0000 0010 → -(02)

## \* Block Diagram of I/O Interface :-



\* Decode Logic for LED output port. (Hardware for O/P port Interface)



Question Paper of Mid-1Answer

Q-4 1) (i) LXI H, 1050H  
MOV A, M

LXI H, 4010H  
MOV M, A

(ii) LDA 1050H  
STA 4010H

(iii) LXI B, 1050H  
LDAX B  
LXI D, 4010H  
STAX D


2) 55H → Masking

96H → UnMasking

Q-4 1) XRA A, MVI A, 00H, ANI 00H, SUB A  
1 Byte                  2 Byte                  2 Byte                  1 Byte

2) MOV C, M

ADD L

Micro controller

|              |                 |                    |                            |             |
|--------------|-----------------|--------------------|----------------------------|-------------|
| <u>EA</u>    | System          | Byte/Bit Addresses | Special Function Registers | Counters    |
| ALE          | Timing          | Register           |                            | Serial Data |
| <u>PSEN</u>  |                 | Bank 3             | IE                         |             |
| <u>XTAL1</u> | System          |                    | TP                         |             |
| <u>XTAL2</u> | Interrupts      | Register           |                            |             |
| RESET        | Timers          | Bank 2             | PCON                       |             |
| <u>Vcc</u>   | Data Buffers    | Register           | SBUF                       |             |
| <u>GND</u>   | Memory, Control | Bank 1             | SCON                       |             |
|              |                 | Register           | TCON                       |             |
|              |                 | Bank 0             | TMOD                       |             |
|              |                 |                    | TLO                        |             |
|              |                 |                    | TL1                        |             |
|              |                 |                    | TH1                        |             |

Internal RAM structure

# 8051 Programming Model

Date \_\_\_\_\_  
Page \_\_\_\_\_

|                |            |  |             |             |               |
|----------------|------------|--|-------------|-------------|---------------|
| 8 EO*          | 8 FO*      |  | 8 B8*       | 8 A8*       | 8             |
| A Register     | B Register |  | IP Register | IE Register | TMOD Register |
| math registers |            |  | TH0 counter | TLO counter | TH1 counter   |

Time/counter Register

|    |  |               |               |               |
|----|--|---------------|---------------|---------------|
| FF |  | 8 98*         | 8 99          | 8             |
|    |  | SCON Register | SBUF Register | PCON Register |

Serial Data Registers

## General -

### Purpose

30 Area

2F Bit Address

20 Area

1F Register Bank  
3

17 Register Bank  
2

10 Register Bank

08

07 R7

06 R6

05 R5

04 R4

Registers 03 R3

Bank 02 R2

0 01 R1

00 R0

Byte  
Address

Internal  
RAM


|      |                          |
|------|--------------------------|
| 8 81 | Stack<br>Pointer         |
| 7F   | Bit Address for this RAM |

00 : Area only.

|      |                     |    |
|------|---------------------|----|
| 8 83 | 8 82                | 16 |
| DPH  | Data Pointer<br>DPL |    |

|              |              |
|--------------|--------------|
| 8 80*        | 8 90*        |
| Port 0 Latch | Port 1 Latch |

|                |                    |
|----------------|--------------------|
| Number of Bits | Direct<br>Indirect |
| 8              | *                  |





### \* SFR Address logic :-

|            |            |          |          |           |         |         |
|------------|------------|----------|----------|-----------|---------|---------|
| 80 - P0*   | 90 - P1*   | A0 - P2* | B0 - P3* | D0 - PSW* | E0 - A* | F0 - B* |
| 81 - SP    |            |          |          |           |         |         |
| 82 - DPL   |            |          |          |           |         |         |
| 83 - DPH   |            |          |          |           |         |         |
| 84 - PCON  |            |          |          |           |         |         |
| 88 - TCON* | 98 - SCON* | A8 - IE* | B8 - IP* |           |         |         |
| 89 - TMOD  | 99 - SBUF  |          |          |           |         |         |
| 8A - TLO   |            |          |          |           |         |         |
| 8B - TI1   |            |          |          |           |         |         |
| 8C - TH0   |            |          |          |           |         |         |
| 8D - TI11  |            |          |          |           |         |         |

### \* Internal RAM Organization :-

→ Four register banks (RB0 - RB3), each containing eight registers R0 - R7

- Register Bank 0                      00H - 07H
- Register Bank 1                      08H - 0FH
- Register Bank 2                      10H - 17H
- Register Bank 3                      18H - 1FH

→ 16 bytes, which may be addressed at the bit level (20H - 2FH)

→ 80 bytes of general-purpose data memory (30H - 7FH)



## + Internal RAM organization:-

|                   |    |    | 7F   |                      |                 |
|-------------------|----|----|------|----------------------|-----------------|
|                   | IF | R7 |      |                      |                 |
|                   | IF | R6 |      |                      |                 |
| Bank 3            | 1D | A5 |      |                      |                 |
|                   | 1C | R4 |      | BIT address<br>19H H |                 |
|                   | 1B | R3 |      |                      |                 |
|                   | 1A | R2 |      |                      |                 |
|                   | 19 | R1 |      |                      |                 |
|                   | 18 | R0 |      |                      |                 |
|                   | 17 | R7 |      | 16 x 8 = 128<br>BITS |                 |
| Bank 2            | 16 | A6 |      | Registers            |                 |
|                   | 15 | R5 | 2F   | 7F                   | 78              |
|                   | 14 | R4 | 2E   | 77                   | 70              |
|                   | 13 | R3 | 2D   | 6F                   | 68              |
|                   | 12 | R2 | 2C   | 67                   | 60              |
|                   | 11 | R1 | 2B   | 5F                   | 58              |
|                   | 10 | R0 | 2A   | 57                   | 50              |
|                   | 0F | R7 | 29   | 4F                   | 48              |
|                   | 0E | R6 | 28   | 47                   | 40              |
| Bank 1            | 0D | R5 | 27   | 3F                   | 38              |
|                   | 0C | R4 | 26   | 37                   | 30              |
|                   | 0B | R3 | 25   | 2F                   | 28              |
|                   | 0A | R2 | 24   | 27                   | 20              |
|                   | 09 | R1 | 23   | 1F                   | 18              |
|                   | 08 | R0 | 22   | 17                   | 10              |
| Bank 0            | 07 | R7 | 21   | 0F                   | 08              |
| ↓ Default Bank    | 06 | R6 | 20   | 07                   | 00              |
| Working Registers | 05 | R5 |      | Bit Addressable      | 30              |
|                   | 04 | R4 | 02   | 07                   |                 |
|                   | 03 | R3 | 01   | 00                   |                 |
|                   |    |    | → R2 | R1                   | R0              |
|                   |    |    |      |                      | General Purpose |

RS - Register Bank select bit

$RS_5 \rightarrow P0 = 1$   
 $RS_5 = 0 \rightarrow P0 = 0$



$RS_4 \rightarrow P1 = 1$   
 $RS_4 = 0 \rightarrow P1 = 0$

### \* The 8051 Flags and PSW

| PSW   |       |       |       |       |       |       |   | Ca(1)Ca  | Set / Reset |
|-------|-------|-------|-------|-------|-------|-------|---|----------|-------------|
| PSW.7 | PSW.6 | PSW.5 | PSW.4 | PSW.3 | PSW.2 | PSW.1 | P | BW, O    | Bank        |
| CY    | AC    | F0    | RS1   | RS0   | OV    | -     |   | overflow | L18051      |

| RS1 | RS0 | Mode of operation      | RAM address |
|-----|-----|------------------------|-------------|
| 0   | 0   | Select Register Bank 0 | 00H - 0FH   |
| 0   | 1   | Select Register Bank 1 | 08H - 0FH   |
| 1   | 0   | Select Register Bank 2 | 10H - 1FH   |
| 1   | 1   | Select Register Bank 3 | 18H - 1FH   |

8055 8051 → MOV A, #53H

CY CY → MOV PSW, #08H

AC AC → Select Reg. Bank  
and clear all flags.

|    |   |            |
|----|---|------------|
| P  | P | complement |
| F0 | Z |            |
| OV | S |            |

Mov A, #35H // Load Imm. data in Accumulator

Mov B, A // Copy Reg. A contents into Reg. B

Mov R0, #60H // Load Imm. data 60H in reg. R0 of Bank 0

Mov PSW, #08H // Load 08H in PSW to select reg. Bank 1

Mov R0, #70H // Load 70H Imm. data in R0 of Bank 1

Mov PSW, #18H // Load 18H in PSW to select reg. Bank 3

Mov R1, #80H



## Ch:-3 Moving Data

### 2) Addressing Modes :-

Mov dest, source

- 1) Immediate Addressing Mode
- 2) Register Addressing Mode
- 3) Direct Addressing Mode
- 4) Indirect Addressing Mode

#### 1.) Immediate Addressing Mode :-

OPCODE

OPERANDS

COMMENTS

Mov Rr, #n ; Load on 8-bit Imm. data (n) into reg. Rr (R0-R7 of current active reg. bank)

Mov A, #n ;

Mov DPTR, #nn; Load 16-bit Imm. data (nn) into D PTR

21 → SFR

11 → Bit Addressable

10-Byte Addressable

MOV D PTR, #3495H ;

↓  
DPH DPL

MOV SFR, #n ;

MOV P1, #OFH

## 2) Register Addressing Mode :-

| OPCODE | OPERANDS   | COMMENTS |
|--------|--|----------|
| MOV    | A, Rx ; copy contents of Rx (Rx<br>of current active reg<br>Bank) into Accumulator |          |
| Mov    | Rx, A  |          |

Caution :- Mov Rx, Rx → Invalid.

Ques:- Swap the contents of Register R2 and R4 of reg. Bank1 using Register Mode only.

→ MOV PSW, #0FH

MOV A, R4

MOV R3, A

MOV A, R2

MOV R4, A

MOV A, R3

MOV R2, A

END

Ques:- Swap the contents of Register R2 of Bank1 and R4 of Bank2 using Register Addressing Mode load the necessary data into register Before swapping.

MOV PSW, #08H  
MOV R2, #20H  
MOV A, R2

MOV PSW, #10H  
MOV R4, #91H  
MOV R3, A  
MOV A, R4

MOV PSW, #08H  
MOV R2, A  
MOV PSW, #10H  
MOV A, R3  
MOV R4, A  
END

### 3.1 Direct Addressing Mode:

| OPCODE | OPERANDS | COMMENTS |
|--------|----------|----------|
|--------|----------|----------|

MOV add, #n ; Load 8-bit imm. data (n)  
into the addressed reg.

MOV A, add

MOV add, A

MOV R<sub>x</sub>, add

MOV add, R<sub>x</sub>

MOV add1, add2

MOV 81H, #30 ; Initialize stack pointer to 30H.

R<sub>D</sub> → 02H MOV 02H, 30H

R<sub>0</sub> → 04H MOV 04H, 50H

MOV A, 02H

MOV R<sub>2</sub>, 02H

MOV 05H, 02H

MOV 02H, 04H

MOV 04H, A

R<sub>2</sub> → Bank1 MOV 02H, 30H


R<sub>1</sub> → Bank2

#### 4) Indirect Addressing Mode :-

| OPCODE | OPERANDS              | COMMENTS   |
|--------|-----------------------|--|
| MOV    | @R <sub>P</sub> , #n  | ; Load an imm. 8-bit data into the reg. Pointer by R <sub>P</sub> (R <sub>0</sub> or R <sub>1</sub> , of current active reg. Bank) |
| MOV    | @R <sub>P</sub> , A   | ; copy the contents of Reg A into the  |
| MOV    | @R <sub>P</sub> , add | reg. pointed by R <sub>P</sub> (R <sub>0</sub> or R <sub>1</sub> , ...)  |
| MOV    | add, @R <sub>P</sub>  |  |
| MOV    | A, @R <sub>P</sub>    |  |



MOV R0, #81H ; Initialize pointer R0 to address of SP  
 MOV @R0, #30H ; Load 30H data into SP using indexed  
 IOD mode (R0 is pointing to 81H).  
 ↴ At the address  
 Pointed by R0.



\* Swap the value of R2 and R4

MOV R0, #02H

MOV R1, #04H

MOV R2, #20H

MOV R4, #30H

MOV A, @R0

MOV 02H, @R1

MOV @R1, A

MOV R0, #08H Load imm. data 08H into R0

MOV R1, #11H Load imm. data 11H into R1

MOV A, #09H Load data into Accumulator (A)

MOV B, #81H Load data into reg. B


MOV @R0, 0FOH

MOV @R1, 0EOH

MOV R0H, 08H



MOV 90H, 11H  
 MOV PSW, #08H  
 MOV @R0, #30H  
 MOV 000H, #10H  
 MOV @R1, 81H  
 MOV A, @R1



### \* External Data Moves :-

OPCODE

OPERANDS

COMMENTS

MOV X A, @Rp ; copy the data from the address pointed by Rp (R0 or R1 at current Active Reg. bank) of external RAM into the reg A.

@RP → 8-bit pointer

@DPTR → 16-bit pointer.

00 - 7F ] Indirect RAM  
addresses





MOV X A, @DPTR ;


MOV X @RP, A

MOV X @DPTR, A

8051



128 Reg.




128 address.

→ 01 SFRs

↳ 21 address used.

107 Address size unused at Byte Level



\* Swap the contents of Register 10H in external RAM and Register 1FH in internal RAM

→ MOVX A, @DPTR  
MOV R0, A  
MOV R0, #10H  
MOV R1, #1FH  
MOVX A, @R0  
MOV 02H, A  
MOV A, @R1  
MOV @R1, 02H  
MOVX @R0, A


\* Swap the contents of Register 50H and Register 1000H both in external RAM

→ MOV DPTR, #50H  
MOVX A, @DPTR  
MOV R0, A  
MOV DPTR, #1000H  
MOVX A, @DPTR  
MOV R1, A  
MOV A, R0  
MOV DPTR, #1000H  
MOVX @DPTR, A  
MOV A, R1  
MOV DPTR, #50H  
MOV @DPTR, A  
END

\* Recording Code Memory :-

| OP CODE | OPERANDS       | COMMENTS  |
|---------|----------------|---|
| MOV C   | A, @A + DPTR ; | → indexed<br>Pointing<br>copy the contents from<br>the address (in ROM)<br>pointed by A + DPTR into<br>reg. A |
| MOV C   | A, @A + PC ;   | → only Accumulator is allowed   |

NOTE: PC gets incremented to point to next instruction before added into with A.



Ques: Read the code memory from location 2000H and 2001H and send that data to port no. 1 & port 2 respectively.

|                    | A + DPTR | offset  | Memory Address |
|--------------------|----------|---------|----------------|
| → Mov DPTR, #2000H | J        | 2000    |                |
| Mov A, #00H        |          | + A ← 5 | 2005H          |
| MovC A, @A + DPTR  |          |         | 2005H          |
| Mov P1, A          |          |         |                |
| Mov A, #01H        | 04H      |         | 2002H          |
| MovC A, @A + DPTR  | 01H      |         | 2001H          |
| Mov P2, A          | 00H      |         | 2000H          |

FND  
Look up 2000H  
Base of the  
Table Method

\* Stack operations :- [ PUSH & POP operations ].

| OPCODE | OPERANDS | COMMENTS   |
|--------|----------|--|
| PUSH   | add ;    | Increment the stack pointer content by 1 ( $SP \leftarrow SP + 1$ ) and then store the contents of the addressed register into the internal RAM address pointed by SP. |

|     |       |   |
|-----|-------|---|
| POP | add ; | Fetch the byte from the address of internal RAM pointed by SP into addressed register & then decrement SP by 1. |
|-----|-------|---|

(MOV SP, #30H)

MOV 81H, #30H

MOV R0, #35H

PUSH 00H

MOV R1, #50H

PUSH 01H

POP 08H

POP 1FH

{ SP  $\Rightarrow$  07H }

All ports  $\Rightarrow$  FEH }

Default Reset  
States.

Reg. Bank

35H

Gen.  
PortSC

Area.

S.P 08H  
 $\rightarrow$  07H

50H

B.O

:

!

01H

50H

00H

95H

5115H

POSH

$\hookleftarrow$  31H

5014

35H

Ques: Swap the content of R2 of Bank1 & R6 of Bank 3 using stack operation

Ques: Rotate the contents of Registers - R0  $\rightarrow$  R1 ; R1  $\rightarrow$  R2 ; R2  $\rightarrow$  R3 & so on finally R7  $\rightarrow$  R0 using stack operation only. Use Register bank 0.

→ MOV SP, #30H

PUSH 00H ; send contents of R0  
of Bank 0 on stack

PUSH 01H ;

PUSH 02H ;

PUSH 03H ;

PUSH 07H ;

POP 001H ;

Pop : 071H ;

Pop : 05H ;

Pop : 01H :

R7

R1

R0

Ques:- Consider that the controller is by default reset status if the S POP operation are performed what will be the content in stack pointer.

→ by default  $\rightarrow 07H$   $SP \Rightarrow 07H$

$FFH$  ( $07H - 08H$ ).  $POP \Rightarrow 06H$

$POP \Rightarrow 05H$

:

$POP \Rightarrow 00H$

$SP \Rightarrow FFH$ .

### \* Exchange Operations :-

| OPCODE | OPERANDS | COMMENTS  |
|--------|----------|---|
| XCH    | A, Rx ;  | Exchange swap the contents of reg. A & reg. Rx.               |
| XCH    | A, add ; |   |
| XCH    | A, @Rp ; |   |
| XCHD   | A, @Rp ; | Exchange the lower nibble of reg. A & the reg. pointed by Rp. |



(Ques): Swap the contents of register R2 and register R4 of register bank 0 using exchange operation

→

|              |                 |                |
|--------------|-----------------|----------------|
| MOV R2, #30H | MOV 02H, #1115H | MOV R0, #1021H |
| MOV R4, #20H | MOV 04H, #130H  | MOV R1, #04H   |
| XCH A, R2    | XCH A, 02H      | XCH A, #30H    |
| XCH A, R4    | XCH A, 04H      | XCH A, #20H    |
| XCH A, R2    | XCH A, 02H      | XCH A, @R0     |
|              |                 | XCH A, @R1     |
|              |                 | XCH A, @R0     |

In use XCHD use as a<sub>7</sub>

MOV A, #159H

XCHD A, @R0

A R2  
[50H] [20H]

[50H] [29H]  
A R2.

Ch 4

## Logical operations

- ↳ Byte Level
- ↳ Bit Level.

NOTE :- No flags will be affected by logical instructions unless the destination address is directly PSW.

### [A] Byte Level operations :-

#### [A] Logical AND operations :-

| OPCODE | OPERANDS  | COMMENTS  |
|--------|-----------|---|
| ANL    | A, #n ;   | Logical AND the Accumulator with imm. data (n) & store result in reg. A |
| ANL    | A, Rx ;   |   |
| ANL    | A, add ;  |   |
| ANL    | A, @Rp ;  |   |
| ANL    | add, #n ; |   |
| ANL    | add, A ;  |   |

→ Mask the even bits of port 1 and Mask the odd bits of DPL

ANL 90H, #0AAH

or

Mov A, #0AAH

ANL 90H, A.

[2] Logical OR operations :-

| OPCODE | OPERANDS | COMMENTS |
|--------|----------|----------|
|--------|----------|----------|

ORL A, #n ; Logical OR the Accumulator with imm. data (n) & store result in reg. A.

ORL A, Rx ;

ORL A, add ;

ORL A, @Rp ;

ORL add, #n ;

ORL add, A ;

[3] Logical XOR operations :-

| OPCODE | OPERANDS | COMMENTS |
|--------|----------|----------|
|--------|----------|----------|

XRL A, #n ;

XRL A, Rx ;

XRL A, add ;

XRL A, @Rp ;

XRL add, #n ;

XRL add, A ;

0100 1100  
4CH

Date \_\_\_\_\_  
Page \_\_\_\_\_

Ques Unmask the bits  $P_2$  to  $P_9$  and  $P_6$  of register  $R_0$  20H using single instruction.

→ ORL 20H, #4CH

Ques Complement the contents of RPH using single instruction.

→ XRL 83H, #OFFH

⇒ CLR A ; clear Accumulator

⇒ CPL A ; complement Accumulator

⇒ SWAP A ; Swap the lower & Upper nibble of reg A (internally).

MOV A, #69H

SWAP A ⇒ 96H.

Ques Consider that a packed BCD number is derived on port 1 unpack it and send the separated BCD numbers to port 2 and port 3 respectively.

→ Packed BCD number

0 → 0000

like → 18;52H

↓

05H → P2

9 → 1001

08H → P3

MOV P1, #85H

MOV A, P1 ; Assume P1 = 85H

MOV B, A

ANL A, #10FH ; Masking upper nibble → A = 05H

MOV P2, A

MOV A,B

~~MOV A, B~~  
~~ANL A, #0FH ; Masking lower nibble → A = 80H~~

Swap A ; $\rightarrow$   $A \rightarrow 0\$H$

MOV P3, A

END

## \* Bit Level Logical Instruction :-

|            |      |      |      |      |      |      |      |      |      |      |      |      |
|------------|------|------|------|------|------|------|------|------|------|------|------|------|
| UNUSED     | 0FFH |      |      |      |      |      |      |      |      |      |      |      |
| REGA 0F0H  | 0F7H | 0F6H | 0F5H | 0F4H | 0F3H | 0F2H | 0F1H | 0F0H | 0F9H | 0F8H | 0F7H | 0F6H |
| UNUSED     | 0FFH |      |      |      |      |      |      |      |      |      |      |      |
| ACC 0E0H   | 0E7H | 0E6H | 0E5H | 0E4H | 0E3H | 0E2H | 0E1H | 0E0H | 0E9H | 0E8H | 0E7H | 0E6H |
| UNUSED     | 00FH |      |      |      |      |      |      |      |      |      |      |      |
| S PSW 0D0H | 0D7H | 0D6H | 0D5H | 0D4H | 0D3H | 0D2H | 0D1H | 0D0H | 0C7H | 0C6H | 0C5H | 0C4H |
| F UNUSED   | 0CFH |      |      |      |      |      |      |      |      |      |      |      |
| R UNUSED   | 0C7H |      |      |      |      |      |      |      |      |      |      | 0CDH |
| IP 0BH     | 0BFH | 0BEH | 0BDH | 0BCH | 0BBH | 0BAH | 0B9H | 0B8H |      |      |      |      |
| PORTE 0BH  | 0B7H | 0B6H | 0B5H | 0B4H | 0B3H | 0B2H | 0B1H | 0B0H |      |      |      |      |
| IE 0A8H    | 0AFH | 0AEH | 0ADH | 0ACH | 0ABH | 0AAH | 0A9H | 0A8H |      |      |      |      |
| PORTE 0A0H | 0A7H | 0A6H | 0A5H | 0A4H | 0A3H | 0A2H | 0A1H | 0A0H |      |      |      |      |
| SCON 98H   | 9FH  | 9EH  | 9DH  | 9CH  | 9BH  | 9AH  | 99H  | 98H  |      |      |      |      |
| PORT1 90H  | 97H  | 96H  | 95H  | 94H  | 93H  | 92H  | 91H  | 90H  |      |      |      |      |
| TCON 88H   | 8FH  | 8EH  | 8DH  | 8CH  | 8BH  | 8AH  | 89H  | 88H  |      |      |      |      |
| PORT0 80H  | 87H  | 86H  | 85H  | 84H  | 83H  | 82H  | 81H  | 80H  |      |      |      |      |

→ Bit Level Logical Instruction :-

### OPCODE

### OPERANDS

### COMMENTS

MOV C, b ; copy the addressed bit (b) into carry bit (C)

MOV b, C ; copy the carry bit (C) into addressed bit (B)

SETB C ; Set carry bit

SETB b ; Set addressed bit.

C → Bit address level:  
1.  
Cntray.

BIT Level  
MOV C, 81H ;  
Byte Level  
MOV A, 81H



Ques:- Recive a bit from pin no 2 of port 1 and send it to pin no. 0 of Port 2.

→ MOV C, 92H

MOV 0A0H, C

Ques:- Set 5th bit of register 92H.

→ SETB 92H.5 → 15H

| OPCODE | OPERANDS | CPL 02H |
|--------|----------|---------|
| CLR    | C        |         |
| CLR    | b        |         |
| CPL    | C        |         |
| CPL    | b        |         |

Ques:- Select reg. Bank 2 using bit Level operation consider that the PSW is in default ~~reg.~~ reset status.

SETB D4H

CLR D3H

59+

01011001

MOV E,B

MVI A, 00H 2 Byte

'XRA A 1 Byte -

→ SUB A 1 Byte

ANI 00H 1 Byte

57, AC/X

2 KB  $2 \times 2^{10}$   $\overset{\textcircled{1}}{\downarrow} \rightarrow 0 \rightarrow 10$   
" Addressline "

3 chip

00100 0<sup>5</sup> 0 0 0 0 0 0 0 0 0 0

00100 1111111111

$2^{12}$

2<sup>12</sup>

A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub>  
0 0 0 0

4 KB

A<sub>11</sub>

CE RD

A<sub>10</sub>

D<sub>1</sub> D<sub>2</sub>

Decoder output.

A<sub>15</sub> Combination

|                 |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |   |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|
| A <sub>15</sub> | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> | A <sub>10</sub> | A <sub>9</sub> | A <sub>8</sub> | A <sub>7</sub> | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |   |
| 0               | 0               | 0               | 0               | 0               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0 |
| 0               | 0               | 0               | 0               | 1               | 1               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1 |

### \* Bit Level Instruction :-

| OPCODE | OPERANDS      | COMMENTS   |
|--------|---------------|--|
| ANL    | c, b ;        | Logical AND the addressed bit with carry bit & store result in carry bit   |
| ANL    | c, /b ;       | Logically AND the complement of addressed with the carry bit & store result in carry bit the addressed bit remains unchanged |
| ORL    | c, b ;        |  |
| ORL    | c, /b ;       |  |
| → MOV  | → 90H ; #0F4H |  |
| → SETB | c             |  |
| ANL    | c, <u>05H</u> |  |
|        |               | Bit address  |
|        | ANL c, /05H   |  |

Mov A, #45H ; Load 45H into Accumulator A.  
 Mov 20H, A ; Store A into internal RAM address 20H  
 Mov 000H, #10FFH ; Load OFFH into PSW (all status bits = 1)  
 Mov 07H, C ; store carry flag value into bit Address 07H  
 Mov P1, 20H ; output RAM [20H] (45H) to port 1.  
 Mov 08H, PSW ; copy PSW into RAM address 08H.  
 Mov 0A0H, 0FH ; copy Accumulator (A) into Port 2 ( $P_2 = A$ )  
 ORL C, 04H ; OR bit 04H with carry flag and store in C  
 Mov 92H, C ; Move carry flag to bit 2 of port 1  
 Mov 81H, P1 ; Move port 1 value into stack pointer (sp)

### \* Rotate Instructions :-

| OPCODE                  | OPERANDS   | COMMENTS |
|-------------------------|--|----------|
| 8-bit { RL<br>Rotation  | A ; Rotate Left Accumulator contents by 1-bit (i.e., bit $D_0 \rightarrow D_1, D_1 \rightarrow D_2, \dots, D_7 \rightarrow D_0$ )                                |          |
| 8-bit { RLC<br>Rotation | A ; Rotate Left Accumulator through (with) carry bit (i.e., $D_0 \rightarrow D_1, D_1 \rightarrow D_2, \dots, D_7 \rightarrow D_0$ , CY & $CY \rightarrow D_0$ ) |          |

Rotate Instructions works only on Accumulator.



MOV A, #04H

$\begin{array}{cccc} D_7 & D_6 & D_5 \\ 0 & 0 & 0 \\ \hline D_4 & D_3 & D_2 & D_1 & D_0 \\ 0 & 0 & 0 & 0 & 0 \end{array}$

$\rightarrow 04H$

RL A

$0000\ 1000 \rightarrow 08H$

RL A

$0001\ 0000 \rightarrow 10H$

RLC A

$\begin{array}{c} CX \\ | \\ \boxed{1} \ 0001\ 0000 \end{array}$

$\rightarrow 11H$

RLC A

$\begin{array}{c} CX \\ | \\ \boxed{0} \ 0001\ 0000 \end{array}$

$\rightarrow 10H$

RR A

; Rotate Right Accumulator  
contents by 1-bit (i.e.,  
bit ( $D_0 \rightarrow D_7$ ,  $D_1 \rightarrow D_6$ ,  $D_2 \rightarrow D_5$ ,  
 $\dots D_7 \rightarrow D_0$ )

$\begin{array}{ccccccccc} D_7 & D_6 & D_5 & D_4 & D_3 & D_2 & D_1 & D_0 \\ \underline{\underline{0}} & \underline{\underline{1}} \end{array} \rightarrow$

RRC A

Ques:- Swap the lower and upper nibble of register A using all possible methods.

→ MOV A, #75H

0111 0101

RL A

1110 1010

RL A

1101 0101

RL A

1010 1011

RL A

0101 0111

$\rightarrow 57H$

→ MOV A, #75H      0111 0101  
 RR A                  1011 1010  
 RR A                  0101 1101  
 RR A                  1010 1110  
 RR A                  0101 0111 → 57H.

→ Swap A

Ques: Send the MSB of R0 to R4 to pins of port 1 one by one.

Ques: Rotate DPTA Left by 1-bit

→ MOV DPTA, #34A9H

MOV A, DPL

RLC A

MOV 82H, A

MOV A, 83H

RLC A

MOV 90H, 82H

MOV 00H, C


MOV 82H, 90H

MOV 90H, 82H

MOV 82H, 90H

MOV 90H, 82H

MOV 82H, 90H



Ques: Rotate D PTR Right by 1-bit.

→ MOV D PTR, #34A1H      00110100 10101001  
MOV A, DPL  
RRC A

~~Answe~~ → MOV A, R0

RLC A

MOV P1.0, C

MOV A, R1

RLC A

MOV P1.0, C

MOV A, R2

RLC A

MOV P1.0, C

MOV A, R3

RLC A


MOV P1.0, C

MOV A, R4

RLC A

MOV P1.0, C

END.



## Ch: 8 Jump and Call Instruction.

\* Jump Instruction Ranges :-

Memory Addresses (HEX).

FFFFH

LADD Limit

Next Page

SADD Limit

PC + 127d Relative Limit

IJC

IJNC      Bit Jumps

IJB  
IJNB

AJNP

PC Next Opcode

IJBC

ICJNE

Jump Opcode

IDJNZ      Byte Jumps

IJZ

IJNZ

PC - 128d

Relative Limit

SJMP

This page

SADD Limit

0000H

LADD Limit



## \* Bit Jumps (conditional)

### Mnemonic operation

JC  $\text{radd}$  Jump relative if the carry flag is set ( $\text{CY}=1$ )

JNC  $\text{radd}$  Jump relative if the carry flag is reset ( $\text{CY}=0$ )

JB b,  $\text{radd}$  Jump relative if the addressed bit is set ( $b=1$ )

JNB b,  $\text{radd}$  Jump relative if the addressed bit is reset ( $b=0$ )

JBC b,  $\text{radd}$  Jump relative if the addressed bit is set ( $b=1$ ), and clear the addressed bit along with the jump.

→ No flags are affected unless the bit is flag bit in PSW in instruction JBC.

## \* Unconditional Jumps

### Mnemonic operation

JMP @A+DPTR - Jump to the address formed by adding A to the D PTR

- Unconditional Jump

- Address can be anywhere in program memory (code memory)

- A, D PTR and Flags are not affected

J. J. D. O. R.  
P.M. 198  
bit

88 SF2S  
bit



AJMP Sadd

- Jump to absolute short range addresses Sadd
- Unconditional Jump
- No flags affected

LJMP ladd

- Jump to absolute long range addresses ladd
- Unconditional Jump
- No flags affected

-128 to

+127

→ SJMP radd

- Jump to relative addresses radd
- Unconditional Jump
- No flags affected

PC -128 to PC +127 → relative range

START: MOV A, P1

MOV P2, A

SJMP START

Ques: Receive a byte from port 1 and send it serially out on pin 2 of port 2.

MOV B, #08H

→ MOV P1, #ABH

Parallel -

8-bits

P1

MOV A, P1

serially

START: RRC A

→ P2.2

MOV 0A2H, C

DJNZ 0F0H, START

END

## \* Byte Jumps (conditional)

Mnemonic                  operation

DJNZ Rx,radd      Decrement the register Rx by 1 and  
Jump to the relative address if the  
result is not zero; No flags are  
affected.

①JNZ add,radd      Decrement the direct address by 1 and  
Jump to the relative address if the  
result is not zero; No flags are  
affected unless the direct address  
is PSW.


JZ radd      Jump to the relative address if A  
is 0; No flags are affected  
as well reg. A.

JNZ addd      Jump to the relative address if A  
is not 0; No flags are affected  
as well reg. A.

CAUTION:- There is no zero flag in 8051, JZ and  
JNZ checks the contents of Accumulator  
for zero.

4 Codes 7 Segments

Logic of




Ques: Receive a byte from Port 2 and count number of zeros in the byte and send this count on port 1.

```
→ MOV R2, #08H           START: MOV A, 0AOH
    MOV A, P2               MOV R2, #0FH
    MOV R3, #00H             MOV R3, #00H
    START: RRC A            NEXT BIT: RRC A
    JC SKIP                 JNC ZERO
    INC R3                 SJMP CONT
    SKIP: DJNZ R2, START    ZERO: INC R3
    MOV P1, P3               CONT: DJNZ R2, NEXTBIT
    END                     MOV 090H, R3
                            SJMP START
                            END.
```

Ques: Decide the parity in a byte received from port 2 if the parity is odd send the hex code for small 0 on port 1, if the parity is even send the code for 1100011.

```
→ MOV A, P2
    JNB
```



1100011



## Byte jumps (conditional) :-

Mnemonic : operations


CJNE A, add, xadd compare the contents of the A register  
compare jump if ... with the contents of the direct  
not Equal addres; if they are not equal,  
then jump to the relative address  
 $CR = 1$  if  $A <$  contents of addressed reg  
 $CR = 0$  if  $A \geq$  contents of addressed reg

CJNE A, #n, xadd compare the contents of the A register  
with the immediate number n; if  
they are not equal, then jump  
to the relative address.

$CR = 1$  if  $A <$  8-bit immediate number  
 $CR = 0$  if  $A \geq$  8-bit immediate number

Ques? Assume that there are 100 byte received from  
port 1 count how many times the highest  
value is receive - send that count on port 2

- 1. → set counter for 100 Bytes to be received from P1.




- 2) check the received Byte whether it's FFH or not
- 3) if it is FFH, increment counter
- 4) complete the loop
- 5) send the count on port 2

### \* Byte Jumps (conditional)

Mnemonic

Operation

CJNE Rx, #n, radd Compare the contents of the Rx Register with the immediate number ; if they are not equal , then jump to the relative address.



$CF = 1$  if  $Rx <$  contents of address

$CF = 0$  if  $Rx \geq$  contents of address

CJNE @Rp, #n, radd compare the contents of the address contained in Rp with the immediate number n; if they are not equal then jump to the relative address.

$CF = 1$  if  $@Rp <$  8-bit imm. num

$CF = 0$  if  $@Rp \geq$  8-bit imm. num



## \* Call and Subroutines :-

Mnemonic

operation

ACALL Sadd

- call the subroutine located on the same page as the address of the opcode immediately following the ACALL instruction
- push the contents of PC i.e. address of the instruction immediately after the call, on stack (An automatic operation).


LCALL fadd

- call the subroutine located anywhere in the program memory space
- push the contents of PC i.e. address of the instruction immediately after the call, on stack (An automatic operation)

RET

- POP<sub>2</sub> bytes from the top of the stack into program counter.

→ Storing and Retrieving the Return Address



\* Machine cycle calculation. (Generating square wave)

1) Generate a square wave and observe on R0:

ORG 0000H ; MACHINE CYCLES.

START: CPL 097H ; 2

ACALL DELAY; 2

SJMP START; 2

ORG 0300H

DELAY: MOV R3, #COUNT1; 1 x 1

BACK: MOV R4, #COUNT2; 1 x COUNT1

HERE: DJNZ R4, HERE; 2 x COUNT1 x COUNT2

DJNZ R3, BACK; 2 x COUNT1

RET : 2 x 1

END

$$\text{duty cycle} = \frac{T_{ON}}{T_{ON} + T_{OFF}} \times 100\%$$

$$\text{Square} = \frac{0.5T}{T} \times 100 = 50\%$$

$$T_{inst} = \frac{C \times 12d}{\text{Crystal frequency}}$$

Date \_\_\_\_\_  
Page \_\_\_\_\_

$\therefore$  Crystal frequency  
 $= 11.0592 \text{ MHz}$   
 $= 12 \text{ MHz}$

Total machine cycles of delay subroutine is :-

$$C = (2 \times \text{count}_2 \times \text{count}_1) + (3 \times \text{count}_1) + 3$$

Ex:- Generate a square wave of 2 kHz frequency on pin no. 7 of Port1 in 8051 use register  $\text{TD}$  to generate the delay.

9 kHz

Pl. 7  $\rightarrow$  97H

first require delay find



$$f = 9 \text{ kHz} \Rightarrow T = \frac{1}{f} = \frac{1}{2 \times 10^3} = 0.5 \times 10^{-3} = 0.5 \text{ ms} = 500 \text{ us.}$$

No of machine cycles  $\rightarrow C$

$$T_D = \frac{1}{2} T = \frac{1}{2} \times 500 = 250 \text{ us}$$

$$C = T_D \times \text{Crystal frequency}$$

12

$$= 250 \times 10^{-6} \times 12 \times 10^6$$

19

= 250 Machine cycles.

$$C = 2 \times C_1 \times C_2 + 3C_1 + 3$$


Assuming  $C_1 = 10$ ;

$$\therefore 250 = 2 \times 10 \times C_2 + 30 + 3$$

$$\therefore 250 - 30 - 3 = 20 C_2$$

$$\therefore \frac{217}{20} = C_2$$

$$\therefore C_2 = 10.85 \approx 11$$



$$4\text{kHz} \quad \text{PL. 3} \rightarrow 92\text{H}$$

$$f = 4\text{kHz} \Rightarrow T = \frac{1}{f} = \frac{1}{4 \times 10^3} = 0.250 \times 10^{-3} = 250\text{ms}$$

$$TD = \frac{1}{2} T = \frac{1}{2} \times 250 = 125\text{ms}$$

$$C = \frac{125 \times 10^{-6} \times 10 \times 10^6}{12} \\ = 12.5$$

## \* Machine cycle calculation. (Generating square wave)

1) Generate a square wave and observe on T80 :-

| ORG 0000H ;              | MACHINE CYCLES      |
|--------------------------|---------------------|
| START: CPL 097H ;        | 2                   |
| ACALL DELAY;             | 2                   |
| SJMP START ;             | 2                   |
| ORG 0300H                |                     |
| DELAY: MOV R3, #COUNT1 ; | 1 x 1               |
| BACK : MOV R4, #COUNT2 ; | 1 x count1          |
| HERE ; DJNZ R4, HERE ;   | 2 x count1 x count2 |
| DJNZ R3, BACK ;          | 2 x count1          |
| RET                      | 2 x 1               |
| END                      |                     |

$$T = 0.002 \text{ s}$$

$$2 \times 10^{-3} \text{ s}$$

2 ms

~~2000~~

$\times 10^3$

ms

~~2000~~

$\times 10^6$

s

5

20

10

Date \_\_\_\_\_  
Page \_\_\_\_\_

$$4 \text{ kHz} \quad \text{PL. 7} \rightarrow 97H \quad 2000 \text{ ms} = 2 \times 10^3 \text{ ms} = 0.1 \text{ ms.}$$

$$f = 4 \text{ kHz} \Rightarrow T = \frac{1}{f} = \frac{1}{4 \times 10^3} = 0.250 \times 10^{-3} = 250 \mu\text{s.}$$

$$TQ = \frac{1}{2} T = \frac{1}{2} \times 250 = 125 \mu\text{s}$$

$$C = \frac{125 \times 10^{-6} \times 12 \times 10^6}{12} = 12.5$$

\* Generate a rectangular step wave of 500Hz frequency with 40% duty cycle. Consider the pin 0 of port 2.

$$\rightarrow \text{Duty cycles} = 40\%$$

$$T_{ON} = 40\% \text{ of } T$$

$$T_{OFF} = 60\% \text{ of } T$$

$$T = \frac{1}{f} = \frac{1}{500} = 0.002 \text{ s} = 2 \times 10^{-3} \text{ ms}$$

START:

$$TQ = \frac{1}{2} T = \frac{1 \times 2000}{2} = 1000 \mu\text{s}$$

SETB

$$C = 1000 \times 12 \times 10^6$$

ACALL

12

ACALL

$$C = 10^9$$

CLR

$$C =$$

ACALL

ACALL

SJMP START

ORG 1000H

```

START: SETB 0A0H ; Pin 0 of Port 2
        ACALL DELAY
        ACALL DELAY
        CLRP 0A0H;
        ACALL DELAY
        ACALL DELAY
        ACALL DELAY
        SJMP START

```

ORG 5000H

DELAY: MOV R5, #0AH

LOOP: MOV R6, #10H

HERE: DJNZ R6, HERE

DJNZ R5, LOOP

PFT


END

Ex:- Calculate the maximum delay offered by a delay subroutine having 2 registers as counter and 3 registers as counter separately calculate

Load time this for : 12 MHz freq. and 11.0592 MHz

Value 0000H  
0000H





$f = 500\text{Hz} \rightarrow$  Rectangular wave of 40.1 data cycle.

$$T = \frac{1}{f} = \frac{1}{500} = 0.002\text{s}$$

$$= 2\text{ms}$$

$$= 2000\text{\mu s}$$

|                                   |           |
|-----------------------------------|-----------|
| Unit                              | 60%       |
| $T_{ON}$                          | $T_{OFF}$ |
| $\leftarrow T = T_{ON} + T_{OFF}$ |           |

$$T_{ON} = 0.4 \times T = 0.4 \times 2000 = 800\text{\mu s}$$

$$T_{OFF} = 0.6 \times T = 0.6 \times 2000 = 1200\text{\mu s}$$

A common delay to be designed of 20% of T  
here

$$TD = 20\% \text{ of } T$$

$$= 0.2 \times T$$

$$= 0.2 \times 2000$$

$$= 400\text{\mu s}$$

Crystal freq = 12 MHz

$$TD = C \times 12$$

crystal freq.

$$\therefore C = \frac{TD \times f_{\text{cryst}}}{12}$$

$$= \frac{400 \times 10^{-6} \times 12 \times 10^6}{12}$$

$$= 400$$

$$C = 3 + 3C_1 + 2C_2$$

$$\therefore 400 = 3 + 3C_1 + 2C_2$$

Assume  $C_1 = 10$ :

$$\therefore 400 = 3 + 30 + 20C_2$$

$$\therefore C_2 = \frac{400 - 33}{20}$$

$$\therefore C_2 = 18.35 \approx 18$$

$$\text{duty cycle} = \frac{T_{ON}}{T_{ON} + T_{OFF}} \times 100\%$$

$$\text{Square} = \frac{0.5T}{T} \times 100 = 50\%$$

$$T_{inst} = \frac{C \times 12d}{\text{Crystal frequency}}$$

Date \_\_\_\_\_  
Page \_\_\_\_\_


↓  
11,0592 MHz  
= 12 MHz

Total machine cycles of delay subroutine is :-

$$C = (2 \times \text{count2} \times \text{count1}) + (3 \times \text{count1}) + 3$$

Ex: Generate a square wave of 2 kHz frequency on pin no. 7 of Port1 in 8051 use register  $\text{TD}$  to generate the delay.

9 kHz P1.7  $\rightarrow 97H$  task require delay find



$$f = 9 \text{ kHz} \Rightarrow T = \frac{1}{f} = \frac{1}{9 \times 10^3} = 0.5 \times 10^{-3} = 0.5 \text{ ms} \\ = 500 \mu\text{s.}$$

No of machine cycles  $\rightarrow C$

$$TD = \frac{1}{2} T = \frac{1}{2} \times 500 = 250 \mu\text{s}$$

$$C = TD \times \text{Crystal frequency}$$

12

$$= \frac{250 \times 10^{-6} \times 12 \times 10^6}{12}$$

= 250 Machine cycles.

$$C = 2 \times c_1 \times c_2 + 3c_1 + 3$$

Assuming  $c_1 = 10$ ;

$$250 = 2 \times 10 \times c_2 + 30 + 3$$

$$\therefore 250 - 30 - 3 = 20c_2$$

$$\therefore \frac{217}{20} = c_2$$

$$\therefore c_2 = 10.85 \approx 11$$