# Gullipalli Durga Siva Sai Venkata Avinash

20551a04e9.gdssvavinash@gmail.com 6301288794 Chintalapudi, Andhra Pradesh, India

08/2024 - present

2020 - 2024

2018 - 2020

vijayawada, India

India

Amritapuri, Kerala,

rajamahendravaram,

in GULLIPALLI DURGA SIVA SAI VENKATA AVINASH

## **OBJECTIVE**

Dynamic M.Tech ℰ in VLSI Design fresher with a strong foundation in Digital Electronics and Verilog, along with basic knowledge of SystemVerilog and UVM methodology. Passionate about front-end design and verification, eager to apply academic knowledge, and contribute effectively to a progressive team in the semiconductor industry.

## **EDUCATION**

Mtech, VLSI Design Amrita Vishwa Vidyapeetham

cgpa 7.86

Btech, ECE[Electronics and Communication Engineering]

Godavari Institute of Engineering and Technology cgpa 8.12

76%-Passed in First class with Distinction

Intermediate MPC [Mathematics, Physics, and Chemistry]

Sri Chaitanya Junior College

cgpa 8.57

80%-Passed in First class with Distinction

10 class 2017 - 2018Sri Chaitanya School Chintalapudi, India

cgpa 10

95%-Passed in First class with Distinction

### **PROJECTS**

#### **UART**

[Universal Asynchronous Receiver Transmitter]

- \*Designed and implemented a UART communication system using Verilog HDL.
- \*Verified and simulated the UART design using Questa Sim to ensure functionality.
- \*Developed mechanisms for Tx and Rx, Baud clock generator, parity bits and data frames and error-checking.
- \*Tools Used:Verilog HDL

## FPGA Implementation on SPI Data Communication Protocol

- \*Designed and Implemented a SPI Data Communication protocol using verilog HDL.
- \*Tools Used: Verilog HDL
- \*Simulation and Verification Tool: Questa-Sim
- \*FPGA Platform: XILINX

## **CERTIFICATES**

Internship in Embedded **Systems** 

(APSSDC,

Online), Rajamahendravaram

VLSI-Design & Verification (VLSI FIST, Hyderabad)

## **COURSES**

### Apprenticeship in VLSI-Design & Verification

VLSI FIRST, Hyderabad

12/2023 - 06/2024 Hyderabad, India

**Internship in Embedded Systems** 

Andhra Pradesh State Skill Development Corporation (Online)

05/2023 - 07/2023 Rajamahendravaram,

India

<sup>\*</sup>Simulation and Verification Tool: Questa-Sim

## **SKILLS**

## Technical:

Digital Electronics, HDL Verilog, System Verilog(Basic Knowledge), Familiar python(Basics)

## Methodology:

Basic understanding of Universal Verification Methodology [UVM LEVEL 1]

#### Tools:

Questa-sim, GVIM, vivado-Xilinx, LTSpice

### **Protocols:**

UART protocol, SPI protocol

### **Soft Skills:**

Team Collaboration, Positive Attitude, Better Communication, Problem Solving.

FPGA implementation.

## **LANGUAGES**

English Telugu

Hindi

## **INTERESTS**

Community Involvement | playing cricket | Listening to music