


JINCY ANTO K

 jincyanto1996@gmail.com
 +91-8281120143
 www.linkedin.com/in/jincyanto- 695079189



Profile

Highly motivated VLSI Design Engineer with a strong passion for developing innovative solutions in circuit design. Skilled in designing and optimizing complex integrated circuits using industry-grade EDA tools. Currently pursuing an MTech in VLSI Design with a solid foundation in circuit and digital logic design. Keenly interested in advancements in the semiconductor industry, particularly in secure cryptography and energy-efficient technologies.

Education

MTech, VLSI CGPA - 8.68 Amrita Vishwa Vidyapeetham	2024 – 2026 Kollam
Diploma in Auto CAD, Revit MEP CADD Centre	2017 – 2018 Thrissur, India
BTech Electrical and Electronics Engineering CGPA - 7.12 Calicut University	2011 – 2013 Thrissur, India
12th grade 79% St.Josphs's HSS	2011 – 2013 Pavaratty, India
10th Grade 78% St.Joseph HS	2009 – 2010 Enamakkal, India

Professional Experience

Electrical Engineer <i>Tenet Builders</i> <ul style="list-style-type: none">• Prepare and update material procurement schedule and material status.• Maintain accurate records and provide necessary detailed backup to support commercial tracking and costing.• Resolving the issues related to electric systems or devices that arise during the construction project.	2017 – 2019
---	-------------

Internship

Kerala State Electricity Board Completed an internship with KSEB, where I gained hands-on experience in power distribution and electrical systems.	
--	--

Projects

FPGA-Based Image Compression and Decompression using Run-Length Encoding

Developed and implemented an FPGA-based image compression and decompression system using run-length encoding (RLE) in synthesizable Verilog, verified on a Basys 3 board.

Implementation Of DES Algorithm In FPGA

Implementing DES on FPGA revealed that optimized hardware design can achieve fast, low-power encryption and decryption, ideal for real-time network security applications.

Hybrid Cascaded Multilevel Converter

Designing a Hybrid Cascaded Multilevel Converter revealed its potential for high-voltage and high-power applications, offering benefits like reduced switching stress and lower total harmonic distortion.

Real Time Mobile Charging System by Human Walking

Developing a Real-Time Mobile Charging System powered by Human Walking showcased the feasibility of harnessing renewable energy from ambient sources using piezoelectric materials.

Skills

Core Expertise

Electrical Designing, FPGA Design, Digital Logic design

Technical Software

Xilinx Vivado (FPGA design flow), Modelsim RTL Simulator, Keil, LT spice, Revit MEP

Programming Languages

Verilog, C

Personal Skills

Adaptability and flexibility, Leadership, Communication, Attention to detail, Problem-solving

Certificates

- Diploma In Electrical Design
- Revit MEP

Voluntary works

Successfully completed house wiring for an underprivileged family near the college by procuring and installing electrical equipment as part of social service