

# Basavaraj Sheelvant

✉ basavarajsheelvant13@gmail.com ☎ +91 7996834868 📍 Bengaluru, India

## Profile

VLSI Engineer with a year of experience in the Semiconductor domain, having a strong understanding of the overall VLSI Design flow, including RTL Design, Verification and FPGA development. Currently pursuing a Master's in VLSI Design, seeking an opportunity to advance skills and contribute to innovative Chip Design projects.

## Professional Experience

- |                                       |  |
|---------------------------------------|--|
| 10/2023 – 08/2024<br>Bengaluru, India | <b>FPGA Design Engineer, LRDE-DRDO[Cadmaxx Solutions Pvt Ltd]</b> <ul style="list-style-type: none"><li>Designed and Implemented FPGA logic for Waveform generation module used for Radar Exiter and Receiver Module.</li><li>Conducted RF Testing using test equipments like Spectrum Analyzers, Mixed Signal Oscilloscope, Signal Generator and JTAG for Exiter and Receiver modules to ensure accuracy and performances</li><li>Assisted in calibration of Radar Receivers and contributed to the Development of Radar by debugging and Integrating Radar subsystems.</li></ul> |
| 05/2023 – 09/2023<br>Bengaluru, India | <b>Project Intern-RTL Design, Maven Silicon Softech Pvt Ltd</b> <ul style="list-style-type: none"><li>Worked with Design team to provide quality mentorship to the trainees on RTL Design, Code Coverage, and Lint Checks using latest EDA Tools and mentored throughout their project and lab.</li></ul>  |

## Professional Training

- |                                 |  |
|---------------------------------|--|
| 2022 – 2023<br>Bengaluru, India | <b>Advanced VLSI Design and Verification</b><br><i>Maven Silicon-VLSI Training</i> |
|---------------------------------|--|

## Projects

**AHB to APB Bridge IP Core Verification**  
*Maven Silicon Softech Pvt Ltd*

**Crop Recommender System**  
*Jain (Deemed-to-be University)*

**Router 1x3 | RTL Design, Verification and Code Coverage**  
*Maven Silicon Softech Pvt Ltd*

## Education

- |                                    |   |
|------------------------------------|---|
| 2024 – Present<br>Bengaluru, India | <b>M.Tech in VLSI Design, ASE, Amrita Vishwa Vidyapeetham</b><br><b>Major Subjects:</b> Digital Systems and Circuits, Verilog HDL, Functional Verification, CMOS VLSI Design, Machine Learning<br><b>Grade:</b> 7.0 GPA   |
| 2019 – 2022<br>Bengaluru, India    | <b>B.Tech in Electronics and Communication Engineering, Jain (Deemed-to-be University)</b><br><b>Major Subjects:</b> ASIC Design, Embedded Systems, Fundamentals of Python<br><b>Grade:</b> 8.4 GPA<br><b>Achievements:</b> Awarded with 2nd Best Project in the Department of ECE for AY 2021-2022 |
| 2016 – 2019<br>Bengaluru, India    | <b>Diploma in Electronics, Nettur Technical Training Foundation [NTTF]</b><br><b>Major Subjects:</b> Digital and Analog Electronics, C, C++, IoT<br><b>Grade:</b> 8.9 GPA   |

## Skills

HDL-Verilog | HVL-System Verilog | Programming Languages-C, Python | Hardware-Xilinx Kintex Ultra Scale FPGA | RTL Development | Lint Checks | Code Coverage | OS Platform-Linux, Windows

## Tools

### EDA Tools

#### Simulation Tools:

1. Questasim. 2. Synopsys VCS. 3. Modelsim. 4. Xilinx Vivado. 5. Cadence Virtuoso

#### Synthesis Tools:

1. Quartus Prime. 2. DC Compiler.

#### Linting Tool:

1. VC SpyGlass

## Certifications

1. System Design Through Verilog-NPTEL, IIT-Guwahati. 2. Python-LinkedIn Learning