# **Program Optimization**

#### **Instructors:**


R. Shathanaa

## **Superscalar Processor**

- Definition: A superscalar processor can issue and execute multiple instructions in one cycle. The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.
- Benefit: without programming effort, superscalar processor can take advantage of the instruction level parallelism that most programs have
- Most modern CPUs are superscalar.
- Intel: since Pentium (1993)

## **Pipelined Functional Units**

```
long mult_eg(long a, long b, long c) {
    long p1 = a*b;
    long p2 = a*c;
    long p3 = p1 * p2;
    return p3;
}
```



	Time						
	1	2	3	4	5	6	7
Stage 1	a*b	a*c			p1*p2		
Stage 2		a*b	a*c			p1*p2	
Stage 3			a*b	a*c			p1*p2

- Divide computation into stages
- Pass partial computations from stage to stage
- Stage i can start on new computation once values passed to i+1
- E.g., complete 3 multiplications in 7 cycles, even though each requires 3 cycles

## **Haswell CPU**

- 8 Total Functional Units
- Multiple instructions can execute in parallel
  - 2 load, with address computation
  - 1 store, with address computation
  - 4 integer
  - 2 FP multiply
  - 1 FP add
  - 1 FP divide

#### Some instructions take > 1 cycle, but can be pipelined

Instruction	Latency	Cycles/Issue
Load / Store	4	1
Integer Multiply	3	1
Integer/Long Divide	3-30	3-30
Single/Double FP Multiply	5	1
Single/Double FP Add	3	1
Single/Double FP Divide	3-15	3-15


## x86-64 Compilation of Combine4

Inner Loop (Case: Integer Multiply)

```
void combine4(vec_ptr v, data_t *dest)
{
  long i;
  long length = vec_length(v);
  data_t *d = get_vec_start(v);
  data_t t = IDENT;
  for (i = 0; i < length; i++)
    t = t OP d[i];
  *dest = t;
}</pre>
```


Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Latency Bound	1.00	3.00	3.00	5.00

# Combine4 = Serial Computation (OP = \*)



Computation (length=8)

- Sequential dependence
  - Performance: determined by latency of OP





## **Data-Flow Graphs**

■ A way to visualize how the data dependencies in a program dictate its performance.

```
Inner loop of combine4. data_t = double, OP = *
    acc in %xmm0, data+i in %rdx, data+length in %rax
    .L25:
                                       loop:
      vmulsd (%rdx), %xmm0, %xmm0
                                         Multiply acc by data[i]
              $8, %rdx
      addq
                                         Increment data+i
      cmpq %rax, %rdx
4
                                         Compare to data+length
               .L25
5
      jne
                                         If !=, goto loop
```


## **Data-Flow Graph**





## **Data-Flow Graphs**

- For a code segment forming a loop, we can classify the registers that are accessed into four categories:
  - Read-only. used as source values, not modified within the loop. rax
  - Write-only. used as the destinations of datamovement operations. none
  - Local. These are updated and used within the loop, but there is no dependency from one iteration to another. condition flags
  - Loop. These are used both as source values and as destinations for the loop, with the value generated in one iteration being used in another.
     rdx, xmm0
  - Assume mul 5 clk and add 1 clk



# **Loop Unrolling (2x1)**

```
void unroll2a combine(vec ptr v, data t *dest)
{
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = (x OP d[i]) OP d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {
       x = x OP d[i];
    *dest = x;
```

Perform 2x more useful work per iteration

# **Effect of Loop Unrolling**


Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Latency Bound	1.00	3.00	3.00	5.00


#### Helps integer add

Achieves latency bound

$$x = (x OP d[i]) OP d[i+1];$$

- Others don't improve. Why?
  - Still sequential dependency





# Loop Unrolling with Reassociation (2x1a)

```
void unroll2aa combine(vec ptr v, data t *dest)
{
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = x OP (d[i] OP d[i+1]);
    /* Finish any remaining elements */
    for (; i < length; i++) {
       x = x OP d[i];
                                  Compare to before
                                  x = (x OP d[i]) OP d[i+1];
    *dest = x;
```

- Can this change the result of the computation?
- Yes, for FP. Why?

## **Effect of Reassociation**

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Unroll 2x1a	1.01	1.51	1.51	2.51
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

#### Nearly 2x speedup for Int \*, FP +, FP \*

Reason: Breaks sequential dependency

$$x = x OP (d[i] OP d[i+1]);$$

2 func. units for FP \* 2 func. units for load

4 func. units for int + 2 func. units for load

Why is that? (next slide)


# Reassociated Computation


#### What changed:

 Ops in the next iteration can be started early (no dependency)

#### Overall Performance

- N elements, D cycles latency/op
- (N/2+1)\*D cycles:
  CPE = D/2





# **Loop Unrolling with Separate Accumulators**

(2x2)

```
void unroll2a combine(vec ptr v, data_t *dest)
    long length = vec length(v);
    long limit = length-1;
    data t *d = get vec start(v);
    data t x0 = IDENT;
    data t x1 = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x0 = x0 \text{ OP d[i]};
       x1 = x1 \text{ OP } d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x0 = x0 \text{ OP d[i]};
    *dest = x0 OP x1;
```

#### Different form of reassociation

# **Effect of Separate Accumulators**

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Unroll 2x1a	1.01	1.51	1.51	2.51
Unroll 2x2	0.81	1.51	1.51	2.51
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

Int + makes use of two load units

2x speedup (over unroll2) for Int \*, FP +, FP \*

## Separate Accumulators


#### What Now?

#### What changed:

Two independent "streams" of operations

#### Overall Performance

- N elements, D cycles latency/op
- Should be (N/2+1)\*D cycles:
  CPE = D/2
- CPE matches prediction!



# **Unrolling & Accumulating**

#### Idea

- Can unroll to any degree L
- Can accumulate K results in parallel
- L must be multiple of K

#### Limitations

- Diminishing returns
  - Cannot go beyond throughput limitations of execution units
- Large overhead for short lengths
  - Finish off iterations sequentially

## **Achievable Performance**


Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Best	0.54	1.01	1.01	0.52
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

- Limited only by throughput of functional units
- Up to 42X improvement over original, unoptimized code

## What About Branches?

#### Challenge


Instruction Control Unit must work well ahead of Execution Unit to generate enough operations to keep EU busy



 When encounters conditional branch, cannot reliably determine where to continue fetching

#### **Branch Outcomes**


- When encounter conditional branch, cannot determine where to continue fetching
  - Branch Taken: Transfer control to branch target
  - Branch Not-Taken: Continue with next instruction in sequence
- Cannot resolve until outcome determined by branch/integer unit



#### **Branch Prediction**

#### Idea

- Guess which way branch will go
- Begin executing instructions at predicted position
  - But don't actually modify register or memory data



# **Branch Prediction Through Loop**

```
Assume
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
                                           vector length = 100
401031:
                 %rax,%rdx
         cmp
                              i = 98
401034:
                 401029
         jne
                                           Predict Taken (OK)
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
401031:
                 %rax,%rdx
         cmp
                              i = 99
                 401029
401034:
         jne
                                           Predict Taken
                                           (Oops)
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
                                                           Executed
                                           Read
401031:
                 %rax,%rdx
         cmp
                                           invalid
                              i = 100
401034:
         jne
                 401029
                                           location
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
                                                            Fetched
40102d:
         add
                 $0x8,%rdx
401031:
                 %rax,%rdx
         cmp
                              i = 101
401034:
                 401029
         jne
```

# **Branch Misprediction Invalidation**

```
Assume
401029:
         vmulsd (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
                                           vector length = 100
401031:
                 %rax,%rdx
         cmp
                              i = 98
401034:
                 401029
         jne
                                           Predict Taken (OK)
401029:
         vmulsd (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
401031:
                 %rax,%rdx
         cmp
                              i = 99
                 401029
401034:
         jne
                                           Predict Taken
                                           (Oops)
         vmulsd (%rdx), %xmm0, %xmm0
401029:
40102d:
                 $0x8,%rdx
         add
401031:
                 %rax,%rdx
         cmp
                              i = 100
401034:
                 401029
          ine
                                               Invalidate
401029:
         vmulsd (%rdx).%xmm0.%xmm0
401024.
         add
                 SOv8 grdy
401031 •
                 %rax %rdx
         CMD
401034
                 401029
         ine
```

# **Branch Misprediction Recovery**

```
401029:
         vmulsd
                 (%rdx), %xmm0, %xmm0
40102d:
                 $0x8,%rdx
         add
                                  i = 99
                                             Definitely not taken
401031:
         cmp
                 %rax,%rdx
401034:
         jne
                 401029
401036:
                 401040
         jmp
                                                Reload
         vmovsd %xmm0, (%r12)
401040:
```

#### Performance Cost

- Multiple clock cycles on modern processor
- Can be a major performance limiter

# **Getting High Performance**

- Good compiler and flags
- Don't do anything stupid
  - Watch out for hidden algorithmic inefficiencies
  - Write compiler-friendly code
    - Watch out for optimization blockers: procedure calls & memory references
  - Look carefully at innermost loops (where most work is done)

#### Tune code for machine

- Exploit instruction-level parallelism
- Avoid unpredictable branches
- Make code cache friendly