

ECE6370: Advanced Digital Design

Lab 4: FPGA-based Mental Binary Math Game

Rahul Verma

PS: 2251462

Contents

1.0. Introduction	2
2.0. System Architecture	2
2.1. Submodule: accessController	3
2.2. Submodule: 1ms LFSR counter	5
2.3. Submodule: oneSecTimer	5
2.4. Submodule: twoDigitTimer	6
2.5. Submodule: rng	7
2.6. Submodule: scoreboard	8
2.7. Submodule: buttonShaper	8
2.8. Submodule: loadRegister	9
2.9. Submodule: decoder_7seg	10
2.10. Submodule: adder	10
2.11. Submodule: verification	10
3.0. Simulation Results	10
3.1. Submodule: accessController	10
3.2. Submodule: 1ms LFSR counter	11
3.3. Submodule: rng	11
3.4. Submodule: twoDigitTimer	12
3.5. Submodule: digitTimer	13
3.6. Submodule: oneSecTimer	13
3.7. Submodule: buttonShaper	14
3.8. Submodule: loadRegister	14
3.9. Submodule: decoder_7seg	14
3.10. Submodule: adder	15
4.0. FPGA Board Testing	15
5.0. Video Demo	21
6.0. Conclusion	21
Appendix	22

1.0. Introduction

This is a single-player mental binary math game implemented on Cyclone V- FPGA. For the game to start, the player should enter a 4-digit password. Until the password is authenticated the player cannot start entering the number. Log in status is indicated by a pair of LEDs as shown in the figure. After the password is authenticated, the timer will show 99 until the player hits “Game Start” button. The “Game Start” button will start the 99 sec timer, then the player has to hit the “Random Number” push-button to generate a random number which will be displayed on the second 7-segment display from the right. Then the Player has to compute a number in his mind by looking at the random number and enter the computed number which will add up to 1111. The Player’s number will be displayed on the right most 7-segment display the player presses the load button. The sum of these numbers will be displayed on the fourth 7-segment display from left. Two more LEDs on the left will indicate whether the sum is equal to 1111 or not. If the sum is 1111, matching LED will glow, otherwise non-matching will glow. The player can go as many rounds as he wants until the timer runs out after which the number of correct attempts will be displayed on the middle two 7-segment LEDs. The player can play multiple games as long as he is logged-in by pressing the “Game Restart” button. Player also has the option of resetting the password by pressing the password reset button before the game session starts. When the button is pressed, the game goes into password reset mode and will accept four 4-bits password by pressing password entering button after every digit. To logout, the player can press the logout button to logout when the game session hasn’t started.

The interface of the gaming system is shown in figure 1.0.1.




Figure 1.0.1: FPGA user interface

2.0. System Architecture

The system architecture of the design is shown in the figure 2.0.1. It consists of ten types of submodules- decoder_7seg module, adder module, verification module, buttonShaper module, loadRegister module, accessController module, rng module, two-digit timer module, scoreboard module, and mux_2_1 module. Top level module has seven inputs which

includes clk and rst. The other inputs are two 4-bit inputs given by the player to enter a number and game creator to enter password using slide switches. Also, there are three push buttons used for loading the player's number, generating random number and loading the password which also doubles as game start/restart button. Top module has ten output signals which are six 7-segment displays to display player's number, random number, the sum of the two numbers, a pair to display the timer and a pair to display the scorecard at the end of the game. A pair of LEDs are used to indicate the log-in status and a pair of LEDs to indicate the sum status.




Figure 2.0.1: top-level module

Reset and clock signal definitions:

- rst → this signal resets the system to the initial stage which is an active low signal.
- clk → is the clock signal which triggers the sequential logic at every positive edge, the frequency of the clock is 50MHz. This signal is important for synchronization.

2.1. Submodule: accessController

accessController module is responsible for authenticating the password entered by the player. This module accepts 4-digits password and asserts load_P1_out and rng_button when logged in, until then these outputs stay de-asserted. The module block diagram is shown in figure 2.1.1. This module also oversees the game operation and asserts the timer_enable and timer_reconfig signals to enable the timer when the game starts and reconfig the timer everytime the game is restarted.

accessController consists of two modules- authentication module and gameControl module. Authentication module takes care of validating the password entered by the player with the default password stored in the on-chip ROM in the reset password stored in the on-chip RAM.




Figure 2.1.1: accessController module

The operation of the module is explained as shown in the finite state machine in figure 2.1.2(a) and figure 2.1.2(b). As we can see, authentication module implements a high-level FSM which has fourteen states. The states start from the INIT state and goes into CHECK_BUTTON state and waits until the player enters a password digit and this is compared with the digit stored in the ROM or RAM depending on if the player has reset the password or not.




Figure 2.1.2 (a): authentication FSM

Figure 2.1.2(a) also shows the FMS to logout and password reset. When password reset signal is received, the state is transitioned into password PASSWORD_RESET and accepts new password from the player. Figure 2.1.2(b) shows the states and state transitions in the gameControl module. This module is responsible for taking the player inputs such as rng_button or player_load button. This module also interacts with the timer module to indicated when to start the timer and when the timer has runout. All of these states are defined in the diagram below.




Figure 2.1.2 (b):gameControl FSM

2.2. Submodule: 1ms LFSR counter

1ms timer module outputs a pulse with a width of one clock pulse every 1ms. As we can see in the figure 2.2.1 below, module has three inputs – counter_in, clk and rst and has one output – pulse_out. This module is basically a counter which counts 50,000. However, since this module was designed based on Linear Feedback Shift Register (LFSR), the terminal value is 16'hA168.



Figure 2.2.1: 1ms timer module

This module has three input signals:

- clk → is the clock signal which triggers the sequential logic at every positive edge, the frequency of the clock is 50MHz.
- rst → this signal resets the module to the initial stage which is an active low signal
- counter_in → This is level triggering signal which will start and keep the counter running as long as the signal is high.

and has one output signal:

- pulse_out → a pulse signal every 1ms second with a width of one clock pulse.

2.3. Submodule: oneSecTimer

One-second timer module outputs a pulse with a width of one clock pulse every 1 sec. As we can see in the figure 2.3.1 below, there are three submodules -- countToTen, countToHund and countToFifThou. These submodules are basically

counters with terminal values of 10, 100 and 50,000 respectively. However, for the ModelSim simulation sake, these terminal values were changed to 2, 3, and 4 respectively. The 50,000 counter module is designed using Linear Feedback Shift Register as shown in Figure 2.3.1.




Figure 2.3.1: One-Second timer module

This module has three input signals:

- **clk** → is the clock signal which triggers the sequential logic at every positive edge, the frequency of the clock is 50MHz.
- **rst** → this signal resets the module to the initial stage which is an active low signal
- **enable** → This is level triggering signal which will start and keep the counter running as long as the enable signal is high.

and has one output signal:

- **oneSecPulse** → a pulse signal every one second with a width of one clock pulse.

2.4. Submodule: twoDigitTimer

The twoDigitTimer module is a count-down timer that counts from 99 to 0 decremented every one second. The principle behind this module is a one second timer the outputs a pulse every one second which is passed to ones-digit timer that counts down from 9 to 0 for every pulse it receives and then sends a pulse to tens-digit timer until both the digits become zero after which the timeout signal is asserted indicating game over. The twoDigitTimer is shown in figure 2.4.1 below.




Figure 2.4.1: twoDigitTimer module

This module has two inputs apart from clk and rst:

- timerEnable → this is a 1-bit signal, source of this signal is the accessController module and is asserted high when the game starts and becomes low when the timer runs out.
- timerReconfig → this is a 1-bit pulse signal, which will set the digits on the digit counter to 99, making the timer ready for counting down when game starts.

and three output signals:

- digitOnes and digitTens → these are 4-bit binary numbers generated by the two digitTimer modules present inside the twoDigitTimer module. These numbers are displayed on the 7-segment display.
- timeout → this is a 1-bit signal which is asserted high when the digits become 00 and the timer stops.

2.5. Submodule: rng

The rng module is the module which generates a random number. The principle behind the random number generator is a 4-bit counter module which starts counting as long as the enable signal is high as shown in the figure 2.5.1. The inverted raw signal from a push-button is passed to the counter module as the enable signal, and hence the duration of the push will determine the counter's final value in turn the random number.




Figure 2.5.1: rng module

This module has one input apart from clk and rst:

- RNG_gen → this is a 1-bit signal, source of this signal is the inverted raw signal from the push-button which is an active low signal.

and one output signal:

- `rand_num` → this is a 4-bit binary number generated by the counter present inside the `rng` module. This number is displayed on the 7-segment display.

2.6. Submodule: scoreboard

The scoreboard module keeps track of the player's number of correct responses. The internal structure of scoreboard is two bcd counters which increments every time the player presses the "load player number" button and the sum is 0xF. The scoreboard module is shown in figure 2.6.1.




Figure 2.6.1: scoreboard module

This module has three inputs apart from `clk` and `rst`:

- `sum` → this is a 4-bit input signal received from the adder module. This is used to determine whether the number entered by the player is correct or not.
- `pulse_in` → this is a 1-bit pulse signal, when this signal is high, the internal bcd counter will increment by 1.
- `reconfig` → this is a 1-bit pulse signal, which will set the digits on the digit counter to 00, making the scorebaord ready for counting when game starts.

and two output signals:

- `bcdOnes` and `bcdTens` → these are 4-bit binary numbers generated by the two bcd counter modules present inside the scoreboard module. These numbers are displayed on the 7-segment display.

2.7. Submodule: buttonShaper

The frequency on FPGAs is around 50MHz, which is 20ns per clock cycle. Since human is not fast enough to push and release the button within a clock cycle, each press might take about thousands of cycles, so passing the raw signal from the push button to the load register will load the register multiple times which is not feasible in power consumption perspective. Button shaper module takes the raw 1-bit signal from the push button and generates a single pulse of 1-bit with a width of one clock cycle i.e., for each push-release action only a single pulse is generated. The block diagram of the button shaper module is shown in Figure 2.7.1 below.



Figure 2.7.1: Button shaper module

This module has a 1-bit input:

- `b_in` → raw signal from the push button which is an active low signal

and one 1-bit output:

- `b_out` → this is a single pulse signal generated by the module for every push-release action which is an active high 1-bit signal.

The finite state machine shows the state transitions happening in the module as shown in the Figure 2.7.2.




Figure 2.7.2: buttonShaper FSM

As we can see in the above diagram, button shaper has three states:

- **INIT:** This is the initial state of the module, and the output during this state is low as long as the `b_in` is not high, in which case the state transition happens and goes to PULSE state.
- **PULSE:** The module stays in this state for exactly one clock cycle during which the `b_out` is asserted to high after the `b_out` is pulled down to low and the state transits to WAIT.
- **WAIT:** This state is responsible for keeping the `d_out` low even when the button is being pressed after the pulse signal is generated. The module stays in this state as long as the `b_in` does not go back to high, after which it goes back to INIT state.




Figure 2.7.3: Expected Timing Diagram

Figure 2.7.3 shows the expected timing diagram of the button shaper module. We expect to get a single pulse signal every time a push-release action is performed. We also expect to keep the `b_out` low after the pulse is generated and until `b_in` is asserted again.

2.8. Submodule: loadRegister

Load register is a special register which updates its value only when a load signal is asserted. This register is used between player's slide switches and 7-segment display so that when the players use the slide switches to enter the number, it doesn't show up in the display as intermittent values, rather a load button is used to confirm the player's input. This block is shown in figure 2.8.1.




Figure:2.8.1: loadRegister module

This module has two inputs:

- `D_in` → this is a 4-bit signal, source of this signal is the slide switches used by the players to enter the number.
- `load` → this signal is responsible for updating the register value when the load signal is high. The source of this signal is accessController block, it's a one-pulse active high signal.

and one output signal:

- D_out → this signal gets updated at every load signal and will retain its value the load signal is low.

2.9. Submodule: decoder_7seg

This is a decoder_7seg module which is responsible for generating the 7-bit binary number. This module has one 4-bit input signal decoder_in, and outputs a 7-bit decoder_out signal which drives the 7-segment display as shown in figure 2.9.1.




Figure 2.9.1: decoder_7seg module

2.10. Submodule: adder

The adder module takes in two 4-bit inputs and computes the sum and outputs a 4-bits binary number shown in figure 2.10.1. Since the output is just 4-bits binary number, when the sum exceeds binary 1111, it is rolled over to binary 0000, and the carry bit is discarded.



Figure 2.10.1: adder module

2.11. Submodule: verification

The verification module is incorporated into the design to indicate whether the sum is binary 1111 or not. If it is, matched signal is asserted to high and unmatched is asserted to low and vice versa. These signals as used to drive the two LEDs shown in figure 1.0.1. The verification module is shown in the figure 2.11.1.



Figure 2.11.1: verification module

3.0. Simulation Results

All the submodules were simulated using ModelSim and the results are as follows.

3.1. Submodule: accessController

Figure 3.1.1 shows the simulation results of the accessController module. Here the one gameplay round is simulated by entering the password, resetting the password and logging-in again with new password. Player's load button, random number generating button, game start/restart button where also simulated and we can see that these signals are not passed to the output until the player is logged in and game start button is pressed.




Figure 3.1.1: accessController module simulation result

3.2. Submodule: 1ms LFSR counter

For determining the terminal value of the LFSR counter, 16-bit binary counter was used. In the Figure 3.2.1 we can see that the pulse_out_s_1 signal become high after the value 49,999 in the 16-bit binary counter. The corresponding value at 16-bit LFSR counter is 16'hA168. This value was included in the design module as the terminal value, and we can see in the figure 3.2.2 that the pulse_out_s_2 also become high when the pulse_out_s_1 become high, verifying that the LFSR module is operating properly and can be replaced for 16-bit binary counter.




Figure 3.2.1: Simulation results of 1ms timer for determining the terminal value for LFSR from ModelSim





Figure 3.2.2: Simulation results of 1ms timer after setting the terminal value for LFSR from ModelSim

3.3. Submodule: rng

Figure 3.3.1 shows the simulation results of random number generator module. Here we can see that when RNG_gen signal is asserted for unknown duration, the internal counter will start incrementing by 1. When the counter value reaches 0xF, the output is rolled back to 0x0 and continues to count up as long as the RNG_gen signal is asserted low.



3.4. Submodule: twoDigitTimer

The twoDigitTimer module consists of two digitTimers which counts down from 9 to 0 every time it receives a one clock cycle pulse. We can see that when both one's digit and tens digit is set to 9 when a pulse of reconfig signal is received. When the timer enable signal is asserted high, the timer starts running and one's digit starts decrementing every one second (changed to every 24 clock cycles for the sake of simulation). This is shown in figure 3.4.1.

In the figure 3.4.2 we can see that when one's digit becomes 0, a pulse is sent out from one's digit module to ten's digit module and then the one's digit is rolled back to 9, and the pulse is sent to the ten's digit module which will be used for decrementing the value.

In the figure 3.4.3 we see that when ten's digit becomes 0, the ten's digit module asserts noBorrowUp signal, and when one's digit reaches 0, the borrowUp pulse is not asserted rather, the timeout signal is asserted high.




Figure 3.4.1: twoDigitTimer module simulation result (1 of 3)




Figure 3.4.2: twoDigitTimer module simulation result (2 of 3)




Figure 3.4.3: twoDigitTimer module simulation result (3 of 3)

3.5. Submodule: digitTimer

Figure 3.5.1 shows the simulation results of digit timer, we can see that when the digit timer is reset, the value becomes 0 until a reconfig pulse is received. At every borrow down signal, the digit timer counts down to 0 and stays 0 until the noBorrowUP signal is high, otherwise, the digit timer will roll back to 9.




Figure 3.5.1: digitTimer module simulation result

3.6. Submodule: oneSecTimer

For the purpose of simulation's sake, the terminal values of the counters were reduced to 4, 3 and 2 for the submodules countToFifThou, countToHund and countToTen respectively. From the simulation result shown in the figure 3.6.1 we can see that when the enable signal is high, the pulse_out signal from countToFifThou is a pulse signal every 1 ms. This pulse is the driving signal for the coutToHund module. The output of coutToHund is high every 100 ms for a width of one clock pulse. This is signal in turn drives the countToTen module which outputs a high pulse every 10 counts i.e. one second. However, as mentioned above, since the terminal values are changed, the output of the one-second timer is high every 24 clock cycles i.e. 4 times 3 times 2.




Figure 3.6.1: Simulation results of one-second timer from ModelSim

3.7. Submodule: buttonShaper

Figure 3.7.1 below shows the simulation results from ModelSim. We can see that when b_in is asserted to low, a pulse is generated at the b_out for one cycle. We also see that the b_out stays low until the b_in goes low again.




Figure 3.7.1: buttonShaper module Simulation result

3.8. Submodule: loadRegister




Figure 3.8.1: loadRegister module simulation result

From the above simulation result (figure 3.8.1), it shows that when D_in is asserted, the value at output does not change unless the load is high.

Initially we see that the D_out is 4'bX until the rst pin is asserted to low, after which it goes to 4'b0. We also observe that when D_in is 4'h1 the D_out does not change unless the load signal is asserted. This can be verified when we see the D_in is changed to 4'hF and then to 4'h7 and we only see the D_out changes to 4'h7 because the load signal was only asserted for the later.

3.9. Submodule: decoder_7seg

The timing waveform is shown in the figure 3.9.1. Here 16 test cases have been implemented for the decoder_7seg module since the input to the decoder is 4-bits wide. Each segment can be turned ON or OFF by driving logic low or high respectively. Let us take an example to display 0x0- we can see that the output of the decoder is 1000000 which means the segment 6 is OFF and the rest are turned ON as shown in the figure 3.9.2. below.



Figure 3.9.1: decoder_7seg module simulation results




Figure 3.9.2: 7-Segment display

3.10. Submodule: adder




Figure 3.10.1: adder module simulation result

Here 3 test cases have been implemented:

1. Matching criteria: where the two numbers add up to 0xF.
2. Non-matching criteria: where the two numbers don't add up to 0xF but is less than 0xF.
3. Non-matching criteria: where the two numbers don't add up to 0xF but is more than 0xF.

Note that in testcase 3, when number_1 and number_2 (0x6 and 0xB) adds up to give the sum more than 4-bits (0x11), the sum rolls over to zero and a carry is generated but since we are discarding the carry, the output is only 4-bits (0x1).

4.0. FPGA Board Testing

FPGA board testing is done as follows:

1. FPGA was set to run mode and the default state is shown in figure 4.0.1.
2. The player enters the password to login. The timer is configured to 99 and waits for the player to press Game Start button. This is shown in figure 4.0.2(a).
3. Player enters Game Start button and the timer starts counting down. This is shown in figure 4.0.3.
4. Player pushes the random number generation button to generate a random number. This is shown in figure 4.0.4.
5. Player enters a number to make the sum 0xF. The sum is displayed, and the matching LED glows as shown in figure 4.0.5.
6. As the countdown of timer continues, the player presses the random number generation button again to generate a new random number. When this happens, the matching LED is turned OFF and the non-matching LED glows as shown in figure 4.0.6.
7. Player enters a new number to match the new random number which is shown in figure 4.0.7. With this, the player has matched the random number twice in this round.
8. The timer has run out and the player can enter a number nor generate a new random number. The FPGA will now display the scoreboard and wait for the player to restart the game. This is displayed in figure 4.0.8.
9. Player pushes the restart button which resets the timer back to 99 as shown in figure 4.0.9.
10. Player pushes Game Start button again for round 2 and timer starts to count down as shown in figure 4.0.10.
11. The player will logout in between the game sessions by pressing the Player's Load/Logout button and can log back in with the password. This is shown in figure 4.0.2(b).
12. The player should press the Random Number/Password Reset button to reset the password in between the sessions and can set the password similar to entering the password for logging in.




Figure 4.0.1: Default state




Figure 4.0.2 (a): Logged In by player




Figure 4.0.2 (b): Logged Out by player




Figure 4.0.3: Player starts the game, timer counts down




Figure 4.0.4: Player pushes random number generation button




Figure 4.0.5: Player enters a number to match the random number




Figure 4.0.6: Player pushes the random number generation button again




Figure 4.0.7: Player matches the new random number again




Figure 4.0.8: FPGA displays the scoreboard




Figure 4.0.9: Player Resets the game

Appendix

```

Lab4_VERMA_Rahul.v  gameControl.v  oneSecTimer.v  countToFifThouLFSR.v  Compilation Report - Lab4_VERMA_Rahul
1 //ECE6370
2 //Author: Rahul Verma, 2251462
3 // Name of the module: Lab4_VERMA_Rahul
4 //Description: This is a top-level module for Lab 3 which implements the
5 //mental binary math game.
6 module Lab4_VERMA_Rahul (loggedin, loggedout, matched, unmatched, player_disp, rng_disp, bcdones_sum_disp, bcdTens_disp, timerones, timertens,
7 clk, rst, load_player_number, rng_button, load_password_game, player_number, password);
8 input clk, rst;
9 input [3:0] player_number, password;
10 input load_player_number, rng_button, load_password_game;
11 output [6:0] player_disp, rng_disp, bcdones_sum_disp, timerones, timertens, bcdTens_disp;
12 output loggedin, loggedout, matched, unmatched;
13
14 wire [3:0] sum, D_out_number_1, rand_num, timerones_in, timertens_in, bcdones, bcdTens, bcdones_sum, bcdTens_0, rand_num_out;
15 wire load_P1_in, RNG_gen, load_password_game_in, load_P1_out, timer_reconfig, timer_enable, timeout;
16
17 buttonshaper buttonshaper_player_1 (.b_out (load_P1_in), .b_in (load_player_number), .clk (clk), .rst (rst));
18 buttonshaper buttonshaper_password (.b_out (load_password_game_in), .b_in (load_password_game), .clk (clk), .rst (rst));
19 buttonshaper buttonshaper_scoreboard (.b_in (unmatched), .b_out (add_1), .clk (clk), .rst (rst));
20
21 loadRegister loadRegister_player_1 (.D_out (D_out_number_1), .D_in (player_number), .clk (clk), .rst (rst), .load (load_P1_out));
22
23
24
25
26 adder _adder (.sum (sum), .number_1 (D_out_number_1), .number_2 (rand_num));
27
28 rng_rng (.rand_num (rand_num_out), .RNG_gen (RNG_gen), .clk (clk), .rst (rst));
29
30 decoder_7seg decoder_7seg_player_1 (.decoder_out (player_disp), .decoder_in (D_out_number_1));
31
32 decoder_7seg decoder_7seg_rng (.decoder_out (rng_disp), .decoder_in (rand_num));
33
34 decoder_7seg decoder_7seg_bcdones_sum (.decoder_out (bcdones_sum_disp), .decoder_in (bcdones_sum));
35
36 decoder_7seg decoder_7seg_bcdTens (.decoder_out (bcdTens_disp), .decoder_in (bcdTens_0));
37
38 decoder_7seg decoder_7seg_ones (.decoder_out (timerones), .decoder_in (timerones_in));
39
40 decoder_7seg decoder_7seg_tens (.decoder_out (timertens), .decoder_in (timertens_in));
41

```

Figure 7.0.1: Top Module (1 of 2)

```

41 mux_2_1 mux_bcdones_sum (.mux_out (bcdones_sum), .mux_in_1 (sum), .mux_in_2 (bcdones), .sel (timeout));
42 mux_2_1 mux_bcdTens (.mux_out (bcdTens_0), .mux_in_1 (4'b0000), .mux_in_2 (bcdTens), .sel (timeout));
43 mux_2_1 mux_rand_num (.mux_out (rand_num), .mux_in_1 (4'b0000), .mux_in_2 (rand_num_out), .sel (RNG_gen));
44
45 verification _verification (.matched (matched), .unmatched (unmatched), .sum (sum));
46
47 twoDigitTimer _twoDigitTimer (.digitones (timerones_in), .digitTens (timertens_in), .timeout (timeout), .timerEnable (timer_enable),
48 .timerReconfig (timer_reconfig), .clk (clk), .rst (rst));
49
50 scoreboard _scoreboard (.bcdones (bcdones), .bcdTens (bcdTens), .pulse_in (add_1), .reconfig (timer_reconfig), .clk (clk), .rst (rst));
51
52 accessController _accessController (.loggedin (loggedin), .loggedout (loggedout), .load_P1_out (load_P1_out), .rng_button_out (RNG_gen),
53 .timer_reconfig (timer_reconfig), .timer_enable (timer_enable),
54 .load_P1_in (load_P1_in), .rng_button (rng_button), .password (password), .load_password_game (load_password_game_in), .timeout (timeout), .clk (clk), .rst (rst));
55
56 endmodule
57
58

```

Figure 7.0.1: Top Module (2 of 2)

```

Lab4_VERMA_Rahul.v  gameControl.v  oneSecTimer.v  countToFifThouLFSR.v  Compilation Report - Lab4_VERMA_Rahul  accessController.v
1 //ECE6370
2 //Author: Rahul Verma, 2251462
3 // Name of the module: accessController
4 //Description: This is the access controller module
5 //which is responsible for granting access to the players
6 //for playing the game i.e., verifying if the entered
7 //password is correct or not and sending a pulse to
8 //load register when required.
9 module accessController (loggedin, loggedout, load_P1_out, rng_button_out, timer_reconfig,
10 timer_enable, load_P1_in, rng_button, password, load_password_game, timeout, clk, rst);
11 input clk, rst;
12 input load_P1_in, rng_button, load_password_game;
13 input timeout;
14 input [3:0] password;
15 output loggedin, loggedout, load_P1_out, rng_button_out;
16 output timer_reconfig, timer_enable;
17 wire logout, passwordReset, login;
18
19 authentication _authentication (.login (login), .password (password), .load_password_game (load_password_game),
20 .logout (logout), .passwordReset (passwordReset), .clk (clk), .rst (rst));
21 gamecontrol _gamecontrol (.loggedin (loggedin), .loggedout (loggedout), .load_P1_out (load_P1_out),
22 .rng_button_out (rng_button_out), .timer_reconfig (timer_reconfig), .timer_enable (timer_enable), .logout (logout),
23 .passwordReset (passwordReset), .load_P1_in (load_P1_in), .rng_button (rng_button), .load_password_game (load_password_game),
24 .timeout (timeout), .passed (login), .clk (clk), .rst (rst));
25 endmodule
26

```

Figure 7.0.2: Access controller

```

1 //ECE6370
2 //Author: Rahul verma, 221462
3 //Name of the module: authentication
4 //Description: This module will instantiates
5 //the password authentication block, ROM block
6 //and the RAM block
7 module authentication (login, password, load_password_game, logout, passwordReset, clk, rst);
8     input clk, rst;
9     input [3:0] password;
10    input load_password_game, logout, passwordReset;
11
12    output login;
13
14
15    wire [4:0] ROM_addr, RAM_addr;
16    wire [3:0] RAM_data, ROM_q, RAM_q;
17    wire RAM_rw;
18
19    ROM_pswd_ROM_pswd (. address (ROM_addr), .clock (clk), .q(ROM_q));
20    RAM_pswd_RAM_pswd (.address (RAM_addr), .clock (clk), .data (RAM_data), .wren (RAM_rw), .q(RAM_q));
21    pswd_authentication _pswd_authentication (.passed (login), .ROM_addr (ROM_addr), .RAM_addr (RAM_addr),
22    .RAM_Dout (RAM_data), .password (password), .load_password_game (load_password_game), .logout (logout),
23    .passwordReset (passwordReset), .ROM_q(ROM_q), .RAM_rw(RAM_rw), .RAM_q (RAM_q), .clk(clk), .rst(rst));
24 endmodule
25

```

Figure 7.0.3: Authentication

```

1 //ECE6370
2 //Author: Rahul verma, 221462
3 //Name of the module: pswd_authentication
4 //Description: This module is responsible
5 //password authentication, password reset
6 //and log out functions
7 module pswd_authentication (passed, ROM_addr, RAM_addr, RAM_Dout, password, load_password_game, logout, passwordReset, ROM_q, RAM_rw, RAM_q, clk, rst);
8     input clk, rst;
9     input [3:0] password, ROM_q, RAM_q;
10    input load_password_game, logout, passwordReset;
11
12    output passed, RAM_rw;
13    output [4:0] ROM_addr, RAM_addr;
14    output [3:0] RAM_Dout;
15
16    reg passed, RAM_rw;
17    reg [4:0] ROM_addr, RAM_addr;
18    reg [3:0] RAM_Dout;
19
20    parameter INIT = 0, CHECK_BUTTON = 1, FETCH_ROM = 2, ROM_CYC1 = 3, ROM_CYC2 = 4, ROM_CATCH = 5, COMPARE = 6, VERIFY = 7, PASSED = 8, PASSWORD_RESET = 9,
21    RESET1 = 10, RESET2 = 11, RESET3 = 12,
22    LOGOUT = 13;
23    reg [1:0] count;
24    reg [3:0] userDigit, ROM_RAM_digit;
25    reg [3:0] state;
26    reg digitVerified, ROM_RAMb;
27    always @(posedge clk) begin
28        if (rst == 1'b0) begin
29            passed <= 1'b0;
30            RAM_rw <= 1'b0;
31
32
33            ROM_addr <= 5'b00000;
34            RAM_addr <= 5'b00000;
35            RAM_Dout <= 4'b0000;
36            count <= 2'b00;
37            userDigit <= 4'b0000;
38            ROM_RAM_digit <= 4'b0000;
39            state <= INIT;
40            digitVerified = 1'b1;
41            ROM_RAMb <= 1'b1;

```

Figure 7.0.4: Password Authentication (1 of 7)

```

Lab4_VERMA_Rahul.v* X pwd_authentication.v X
267
268
40 digitVerified = 1'b1;
41 ROM_RAMb <= 1'b1;
42 end // if (rst == 1'b0)
43 else begin
44 case (state)
45 INIT: begin
46 passed <= 1'b0;
47 RAM_rw <= 1'b0;
48 ROM_addr <= 5'b00000;
49 RAM_addr <= 5'b00000;
50 RAM_Dout <= 4'b0000;
51 count <= 2'b00;
52 userDigit <= 4'b0000;
53 ROM_RAM_digit <= 4'b0000;
54 state <= CHECK_BUTTON;
55 digitVerified = 1'b1;
56 end // INIT
57 CHECK_BUTTON: begin
58
59 if (load_password_game == 1'b1) begin
60 state <= FETCH_ROM;
61 userDigit <= password;
62 end // (load_password_game == 1'b1)
63
64
65 else begin
66 state <= CHECK_BUTTON;
67 end // else
68 end // CHECK_BUTTON
69 FETCH_ROM: begin
70 state <= ROM_CYC1;
71
72 if (ROM_RAMb == 1'b1) begin
73 ROM_addr <= {3'b000, count};
74 end // if (ROM_RAMb == 1'b1)
75 else begin
76
77 RAM_addr <= {3'b000, count};
78 end
79 end // FETCH_ROM
80 ROM_CYC1: begin

```

Figure 7.0.5: Password Authentication (2 of 7)

```

Lab4_VERMA_Rahul.v* X pwd_authentication.v X
267
268
78 end
79 end // FETCH_ROM
80 ROM_CYC1: begin
81 state <= ROM_CYC2;
82 end // ROM_CYC1
83 ROM_CYC2: begin
84 state <= ROM_CATCH;
85 end // ROM_CYC2
86 ROM_CATCH: begin
87 state <= COMPARE;
88 if (ROM_RAMb == 1'b1) begin
89 ROM_RAM_digit <= ROM_q;
90 end // if (ROM_RAMb == 1'b1)
91 else begin
92 ROM_RAM_digit <= RAM_q;
93 end
94
95 end // ROM_CATCH
96 COMPARE: begin
97 if (ROM_RAM_digit != userDigit) begin
98 digitVerified <= 1'b0;
99 end // if (ROM_digit != userDigit)
100 if (count == 2'b11) begin
101 state <= VERIFY;
102 end // if (count == 2'b11)
103 else begin
104 count <= count + 2'b01;
105 state <= CHECK_BUTTON;
106 end // else
107 end // COMPARE
108 VERIFY: begin
109 if (digitVerified == 1'b1) begin
110 passed <= 1'b1;
111 state <= PASSED;
112 end // if (digitVerified == 1'b1)
113 else begin
114 state <= INIT;
115 end // else
116 end // VERIFY
117 PASSED: begin
118

```

Figure 7.0.6: Password Authentication (3 of 7)


```

Lab4_VERMA_Rahul.v* X pwd_authentication.v X
117 -end // VERIFY
118 PASSED: begin
119   passed <= 1'b1;
120   if (logout == 1'b1) begin
121     passed <= 1'b0;
122     state <= LOGOUT;
123   -end // if (logout == 1'b1)
124   else if (passwordReset == 1'b1) begin
125     passed <= 1'b0;
126     state <= PASSWORD_RESET;
127   -end
128 -end // PASSED
129 LOGOUT: begin
130   passed <= 1'b0;
131   RAM_rw <= 1'b0;
132   ROM_addr <= 5'b00000;
133   RAM_addr <= 5'b00000;
134   RAM_Dout <= 4'b0000;
135   count <= 2'b00;
136   userDigit <= 4'b0000;
137   ROM_RAM_digit <= 4'b0000;
138   state <= INIT;
139   digitverified <= 1'b1;
140 -end // LOGOUT
141 PASSWORD_RESET: begin
142   passed <= 1'b0;
143   ROM_RAMb <= 1'b0; //
144   count <= 2'b00;
145   state <= RESET1;
146   RAM_rw <= 1'b0;
147 -end // PASSWORD_RESET
148 RESET1: begin
149   if (load_password_game == 1'b1) begin
150     state <= RESET2;
151     RAM_rw <= 1'b1;
152   -end // if (load_password_game == 1'b1)
153 -end // RESET1
154
155   RAM_Dout <= password;
156   RAM_addr <= {3'b000, count};
157 -end // Ladad_Password Janeunt I 'b1)

```

Figure 7.0.7: Password Authentication (4 of 7)

```

Lab4_VERMA_Rahul.v* X pwd_authentication.v X
158 else begin
159   state <= RESET1;
160 -end // else
161 -end // RESET1
162 RESET2: begin
163   RAM_rw <= 1'b0;
164   state <= RESET3;
165 -end // RESET2
166 RESET3: begin
167   if (count == 2'b11) begin
168     digitverified <= 1'b1;
169     passed <= 1'b1;
170     state <= VERIFY;
171   -end // (count == 2'b11)
172   else begin
173     count <= count + 2'b01;
174     state <= RESET1;
175   -end // else
176 -end // RESET3
177 default : begin
178   passed <= 1'b0;
179   RAM_rw <= 1'b0;
180   ROM_addr <= 5'b00000;
181   RAM_addr <= 5'b00000;
182   RAM_Dout <= 4'b0000;
183
184   count <= 2'b00;
185   userDigit <= 4'b0000;
186   ROM_RAM_digit <= 4'b0000;
187   state <= INIT;
188   digitverified <= 1'b1;
189   ROM_RAMb <= 1'b1;
190 -end
191 -endcase
192 -end
193 -end
194 endmodule
195
196

```

Figure 7.0.8: Password Authentication (5 of 7)

```

1 //ECE6370
2 //Author: Rahul Verma, 2251462
3 //Name of the module: gameControl
4 //Description: This module is responsible for
5 //blocking the input until logged out, will
6 //allow when the player is successfully logged in
7
8 module gameControl (loggedIn, loggedOut, load_P1_out, rng_button_out, timer_reconfig, timer_enable, logout,
9 passwordReset, load_P1_in, rng_button, load_password_game, timeout, passed, clk, rst);
10
11 input clk, rst;
12 input load_P1_in, rng_button, load_password_game;
13 input timeout, passed;
14
15 output loggedIn, loggedOut, load_P1_out, rng_button_out;
16 output timer_reconfig, timer_enable, logout, passwordReset;
17
18 reg loggedIn, loggedOut, load_P1_out, rng_button_out;
19 reg timer_reconfig, timer_enable, logout, passwordReset;
20
21 parameter INIT = 0, RECONFIGTIMER = 1, GAMESTART = 2, GAMEPLAY = 3, GAMEOVER = 4, LOGOUT = 5,
22 PASSWORD_RESET1 = 6, PASSWORD_RESET2 = 7;
23 reg [2:0] state;
24
25 always @(posedge clk) begin
26 if(rst == 1'b0) begin
27 loggedIn<=1'b0;
28 loggedOut <= 1'b1;
29 load_P1_out <= 1'b0;
30 rng_button_out <= 1'b1;
31 timer_reconfig <= 1'b0;
32 timer_enable <= 1'b0;
33 logout <= 1'b0;
34 passwordReset <= 1'b0;
35 state <= INIT;
36 end // if(rst == 1'b0)
37 else begin
38 case (state)
39 INIT: begin
40 // verify login
41 logout <= 1'b0;
42 passwordReset <= 1'b0;
43 timer_reconfig <= 1'b0;
44 timer_enable <= 1'b0;
45 load_P1_out <= 1'b0;
46 rng_button_out <= 1'b1;
47 passwordReset <= 1'b0;
48 if (passed == 1'b1) begin
49 state <= RECONFIGTIMER;
50 loggedIn <= 1'b1;
51 loggedOut<=1'b0;
52 end
53 else begin
54 state<=INIT;
55 loggedIn <= 1'b0;
56 loggedOut<=1'b1;
57 end // else
58 end // VERIFY
59 RECONFIGTIMER: begin
60 // reconfig
61 timer_reconfig <= 1'b1;
62 state <= GAMESTART;
63 end
64 GAMESTART: begin
65 logout <= 1'b0;
66 passwordReset <= 1'b0;
67 timer_reconfig <= 1'b0;
68 if (load_password_game == 1'b1) begin
69 timer_enable <= 1'b1;
70 state <= GAMEPLAY;
71 end // if (load_password_game
72 else if (load_P1_in == 1'b1) begin
73 logout <= 1'b1;
74 state <= LOGOUT;
75 end
76 end
77 end
78 end
79 end

```

Figure 7.0.11: Game Control (1 of 6)

```

39 INIT: begin
40 // verify login
41 logout <= 1'b0;
42 passwordReset <= 1'b0;
43 timer_reconfig <= 1'b0;
44 timer_enable <= 1'b0;
45 load_P1_out <= 1'b0;
46 rng_button_out <= 1'b1;
47 passwordReset <= 1'b0;
48 if (passed == 1'b1) begin
49 state <= RECONFIGTIMER;
50 loggedIn <= 1'b1;
51 loggedOut<=1'b0;
52 end
53 else begin
54 state<=INIT;
55 loggedIn <= 1'b0;
56 loggedOut<=1'b1;
57 end // else
58 end // VERIFY
59 RECONFIGTIMER: begin
60 // reconfig
61 timer_reconfig <= 1'b1;
62 state <= GAMESTART;
63 end
64 GAMESTART: begin
65 logout <= 1'b0;
66 passwordReset <= 1'b0;
67 timer_reconfig <= 1'b0;
68 if (load_password_game == 1'b1) begin
69 timer_enable <= 1'b1;
70 state <= GAMEPLAY;
71 end // if (load_password_game
72 else if (load_P1_in == 1'b1) begin
73 logout <= 1'b1;
74 state <= LOGOUT;
75 end
76 end
77 end
78 end
79 end

```

Figure 7.0.12: Game Control (2 of 6)

```

Lab4_VERMA_Rahul.v* X gameControl.v X
76 -end // if (load_password_game
77 else if (load_P1_in == 1'b1) begin
78   logout <= 1'b1;
79   state <= LOGOUT;
80
81 -end // else if (load_P1_in
82 else if (rng_button == 1'b0) begin
83   passwordReset <= 1'b1;
84   state <= PASSWORD_RESET1;
85 -end // else if (rng_button== 1'b1)
86 else begin
87   state <= GAMESTART;
88 -end // else
89 end // GAMESTART
90
91 GAMEPLAY: begin
92   timer_enable <= 1;
93   load_P1_out <= load_P1_in;
94   rng_button_out <= rng_button;
95   if (timeout == 1'b1) begin
96     state <= GAMEOVER;
97   -end // if (timeout
98   else begin
99     state <= GAMEPLAY;
100
101 -end
102 -end // GAMEPLAY
103 LOGOUT: begin
104   logout <= 1'b0;
105   if (passed == 1'b0) begin
106     loggedIn <= 1'b0;
107     loggedout <= 1'b1;
108     load_P1_out <= 1'b0;
109     rng_button_out <= 1'b1;
110     timer_reconfig <= 1'b0;
111     timer_enable <= 1'b0;
112     state <= INIT;
113   -end // if (passed == 1'b0)
114   else begin
115     state <= LOGOUT;
116   -end // else

```

Figure 7.0.13: Game Control (3 of 6)

```

Lab4_VERMA_Rahul.v* X gameControl.v X
114 else begin
115   state <= LOGOUT;
116 -end // else
117 -end // LOGOUT
118 PASSWORD_RESET1: begin
119   passwordReset <= 1'b0;
120   load_P1_out <= 1'b0;
121   rng_button_out <= 1'b1;
122   timer_reconfig <= 1'b0;
123   timer_enable <= 1'b0;
124   if (passed == 1'b0) begin
125     state <= PASSWORD_RESET2;
126   -end // if (passed == 1'b0)
127   else begin
128     state <= PASSWORD_RESET1;
129   -end // else
130
131 -end // PASSWORD_RESET
132 PASSWORD_RESET2: begin
133
134   if (passed == 1'b1) begin
135     state <= INIT;
136   -end // if (passed == 1'b1)
137   else begin
138     state <= PASSWORD_RESET2;
139   -end // else
140   -end // PASSWORD_RESET
141 GAMEOVER: begin
142   load_P1_out <= 1'b0;
143   rng_button_out <= 1'b1;
144   timer_enable <= 1'b0;
145   if (load_password_game == 1'b1) begin
146
147     state <= RECONFIGTIMER;
148   -end // if (load_password_game
149   else begin
150     state <= GAMEOVER;
151   -end // else
152   -end // GAMEOVER
153 default: begin
154   // default state

```

Figure 7.0.14: Game Control (4 of 6)

```

153 default: begin
154     // default state
155     loggedIn <= 1'b0;
156     loggedout <= 1'b1;
157     load_P1_out <= 1'b0;
158     rng_button_out <= 1'b1;
159     timer_reconfig <= 1'b0;
160
161
162     timer_enable <= 1'b0;
163     logout <= 1'b0;
164     passwordReset <= 1'b0;
165     state <= INIT;
166 end // default
167 endcase // case (state)
168 end // else
169 end // always @(posedge clk)
170 endmodule

```

Figure 7.0.15: Game Control (5 of 6)

```

Lab4_VERMA_Rahulv* X countToFifThouLFSR.v
1 //ECE6370
2 //Author: Rahul verma, 221462
3 //Name of the module: countToFifThouLFSR
4 //Description: This module will generate one
5 //a pulse every 1 ms. This is basically a LFSR
6 //counter which will count upto 50,000 vlues, changing
7 //every 20 ns
8 module countToFifThouLFSR (pulse_out, counter_in, clk, rst);
9
10     input clk, rst;
11
12     input counter_in;
13
14     output pulse_out;
15     reg pulse_out;
16
17     reg [15:0] counter_out;
18     wire feedback = counter_out [15];
19     always @(posedge clk) begin
20         if (rst == 1'b0) begin
21             counter_out <= 16'hFFFF;
22             pulse_out <= 1'b0;
23         end
24         else begin
25             pulse_out <= 1'b0;
26             if (counter_in == 1'b1) begin
27                 if (counter_out == 56172) begin
28                     pulse_out <= 1'b1;
29                     counter_out <= 16'hFFFF;
30                 end
31                 else begin
32
33
34                     counter_out[0] <= feedback;
35                     counter_out[1] <= counter_out[0];
36                     counter_out[2] <= counter_out[1] ^ feedback;
37                     counter_out[3] <= counter_out[2] ^ feedback;
38                     counter_out[4] <= counter_out[3];
39                     counter_out[5] <= counter_out[4] ^ feedback;
40                     counter_out[6] <= counter_out[5];
41                     counter_out[7] <= counter_out[6];

```

Figure 7.0.23: 50,000 LFSR counter (1 of 2)

```

39     counter_out[5] <= counter_out[4] ^ feedback;
40     counter_out[6] <= counter_out[5];
41     counter_out[7] <= counter_out[6];
42     counter_out[8] <= counter_out[7];
43     counter_out[9] <= counter_out[8];
44     counter_out[10] <= counter_out[9];
45     counter_out[11] <= counter_out[10];
46     counter_out[12] <= counter_out[11];
47     counter_out[13] <= counter_out[12];
48     counter_out[14] <= counter_out[13];
49     counter_out[15] <= counter_out[14];
50 end
51 end
52 end
53 end
54 end
55 endmodule

```

Figure 7.0.24: 50,000 LFSR counter (2 of 2)


```

1 //ECE6370
2 //Author: Rahul verma, 2251462
3 //Name of the module: rng
4 //Description: This is a module which generates a random number
5 //based on the duration of time of pressing the push button
6 module rng (rand_num, RNG_gen, clk, rst);
7   input clk, rst;
8   input RNG_gen;
9   output [3:0] rand_num;
10  wire _enable;
11  counter _counter (. count_out(rand_num), .enable(_enable), .clk(clk), .rst(rst));
12  assign _enable = ~RNG_gen;
13 endmodule
14

```

Figure 7.0.26: Random number generator

```

1 //ECE6370
2 //Author: Rahul verma 221462
3 //Name of the module: counter
4 //Description: This is a 4-bit counter module
5 //which counts from 0 to F and resets back to 0.
6 module counter (count_out, enable, clk, rst);
7   input clk, rst;
8   input enable;
9   output [3:0] count_out;
10  reg [3:0] count_out;
11  always @(posedge clk) begin
12    if(rst == 1'b0) begin
13      count_out <= 4'h0;
14    end // ifrst == 1'b0
15  else begin
16    if (enable == 1'b1) begin
17      count_out <= count_out + 4'h1;
18    end // if (enable == 1'b1)
19  end // else
20 end //always
21 endmodule
22
23

```

Figure 7.0.28: 4-bit Counter

```

1 //ECE6370
2 //Author: Rahul verma 2251462
3 //Name of the module: twoDigitTimer
4 //Description: This is a two digit count-down timer that
5 //that counts from 99 to 0 every one second.
6
7 module twodigitTimer (digitones, digitTens, timeout, timerEnable, timerReconfig, clk, rst);
8   input clk, rst;
9   input timerEnable, timerReconfig;
10  output [3:0] digitones, digitTens;
11
12  output timeout;
13  wire onesecPulse, onesTensBorrowUP, tensOnesNoBorrowUP, TensBorrowUP;
14
15  onesecTimer _onesecTimer (.onesecPulse(onesecPulse), .enable(timerEnable), .clk(clk), .rst(rst));
16  digitTimer digitTimerOnes (.borrowUP(onesTensBorrowUP), .noBorrowDN(timeout), .digit(digitones),
17    .borrowDN(onesecPulse), .noBorrowUP(tensOnesNoBorrowUP), .reconfig(timerReconfig), .clk(clk), .rst(rst));
18  digitTimer digitTimerTens (.borrowUP(TensBorrowUP), .noBorrowDN(tensOnesNoBorrowUP), .digit(digitTens),
19    .borrowDN(onesTensBorrowUP), .noBorrowUP(1'b1), .reconfig(timerReconfig), .clk(clk), .rst(rst));
20
21 endmodule
22
23

```

Figure 7.0.29: Two-digit timer

```

1 //ECE6370
2 //Author: Rahul Verma, 2251462
3 //Name of the module: digitTimer
4 //Description: This is a one digit count-down timer that
5 //that counts from 9 to 0 every one second. It generates //a borrow signal when it reaches 0 and sets a no borrow
6 //signal high if it can't borrow a number from higher level.
7
8 module digitTimer (borrowUP, noBorrowDN, digit, borrowDN, noBorrowUP, reconfig, clk, rst);
9     input clk, rst;
10    input borrowDN, noBorrowUP, reconfig;
11
12    output [3:0] digit;
13    output borrowUP, noBorrowDN;
14
15    reg [3:0] digit;
16    reg borrowUP, noBorrowDN;
17
18    always @(posedge clk) begin
19        if(rst == 1'b0) begin
20            digit <= 4'd0;
21            borrowUP <= 1'b0;
22            noBorrowDN <= 1'b1;
23        end // if(rst == 1'b0)
24        else begin
25            if (reconfig == 1'b1) begin
26                digit<=4'd9;
27                borrowUP<=1'b0;
28                noBorrowDN <= 1'b0;
29            end // if (reconfig == 1'bi)
30            else begin
31                borrowUP <=1'b0;
32
33                if (borrowDN == 1'b1) begin
34                    if (digit == 4'd0) begin
35                        if(noBorrowUP== 4'd0) begin
36                            digit <=4'd9;
37                            borrowUP <=1'd1;
38                        end // if (noBorrowUP == 4'd0)
39                    end // if (digit == 4'd0)
40                    else if (digit == 4'd1) begin
41                        digit <= 4'd0;

```

Figure 7.0.31: Digit timer (1 of 2)

```

40    else if (digit == 4'd1) begin
41        digit <= 4'd0;
42        if (noBorrowUP == 4'd1) begin
43            noBorrowDN <= 1'b1;
44        end // if (noBorrowUP == 4'd1)
45        end // else if (digit == 4'd1)
46        else if (digit > 4'd1) begin
47            digit <= digit - 4'd1;
48        end //else if (digit > 4'd1)
49        end // else if (borrowDN == 1'b1)
50        end // else
51        end // else
52    end // always
53 endmodule
54

```

Figure 7.0.32: Digit timer (2 of 2)

```

1 //ECE6370
2 //Author: Rahul verma, 221462
3 //Name of the module: hundMilSecTimer
4 //Description: This module will generate one //a pulse every 1 ms.
5
6 module hundMilSecTimer (hundMilSecPulse, enable, clk, rst);
7
8     input clk, rst;
9     input enable;
10    output hundMilSecPulse;
11
12    wire oneMsPulse;
13
14    countToFifThouLFSR _countToFifThouLFSR (.pulse_out (oneMsPulse), .counter_in(enable),.clk(clk), .rst(rst));
15    countToHund _countToHund (.pulse_out (hundMilSecPulse), .counter_in(oneMsPulse), .clk(clk), .rst(rst));
16
17 endmodule
18

```

Figure 7.0.35: 100 ms Second timer

```

1 //ECE6370
2 //Author: Rahul Verma, 221462
3 // Name of the module: oneSecTimer
4 //Description: This module will generate one
5 //a pulse every 1 ms.
6
7 module oneSecTimer (oneSecPulse, enable, clk, rst);
8     input clk, rst;
9     input enable;
10    output oneSecPulse;
11    wire hundMilSecPulse;
12
13
14    hundMilSecTimer _hundMilSecTimer (.hundMilSecPulse (hundMilSecPulse), .enable (enable), .clk(clk), .rst (rst));
15    countToTen _countToTen (.pulse_out (oneSecPulse), .counter_in (hundMilSecPulse), .clk(clk), .rst (rst));
16
17 endmodule
18
19

```

Figure 7.0.36: One-Second timer

```

1 module countToHund (pulse_out, counter_in, clk, rst);
2     input clk, rst;
3     input counter_in;
4
5     output pulse_out;
6     reg pulse_out;
7     reg [6:0] counter_out;
8     always @(posedge clk) begin
9         if (rst == 1'b0) begin
10            pulse_out <= 1'b0;
11            counter_out <= 7'h00;
12        end // if (rst == 1'b0)
13        else begin
14            pulse_out <= 1'b0;
15            if (counter_in == 1'b1) begin
16
17                if (counter_out == 7'd99) begin
18                    pulse_out <= 1'b1;
19                    counter_out <= 7'h00;
20                end
21                else begin
22                    pulse_out <= 1'b0;
23                    counter_out <= counter_out + 7'h01;
24                end // else
25            end // if (counter_in== 1'b1)
26        end // else
27    end //always
28 endmodule
29
30

```

Figure 7.0.38: Count to 100 counter

```

1 module countToTen (pulse_out, counter_in, clk, rst);
2   input clk, rst;
3   input counter_in;
4
5   output pulse_out;
6   reg pulse_out;
7   reg [3:0] counter_out;
8   always @(posedge clk) begin
9     if (rst == 1'b0) begin
10      pulse_out <= 1'b0;
11      counter_out <= 4'h0;
12    end // if (rst == 1'b0)
13    else begin
14      pulse_out <= 1'b0;
15      if (counter_in == 1'b1) begin
16        // if (counter_out == 16'd49999) begin
17        if (counter_out == 4'd9) begin
18          pulse_out <= 1'b1;
19          counter_out <= 4'h0;
20        end // if (counter_out == 16'd49999)
21        else begin
22          pulse_out <= 1'b0;
23          counter_out <= counter_out + 4'h1;
24        end // else
25      end // if (counter_in == 1'b1)
26    end // else
27  end // always
28 endmodule
29
30

```

Figure 7.0.39: Count to 10 counter

```

1 //ECE6370
2 //Author: Rahul Verma, 221462
3 //Name of the module: mux_2_1
4 //Description: this is a 2:1 mux with
5 //one bit sel line. The inputs and outputs /are 4-bits wide.
6
7 module mux_2_1 (mux_out, mux_in_1, mux_in_2, sel);
8   input [3:0] mux_in_1, mux_in_2;
9   input sel;
10  output [3:0] mux_out;
11  reg [3:0] mux_out;
12  always @(sel, mux_in_1, mux_in_2) begin
13    if (sel == 1'b0) begin
14      mux_out = mux_in_1;
15    end
16    else begin
17      mux_out = mux_in_2;
18    end
19  end
20 endmodule
21

```

Figure 7.0.40: 2x1 MUX

```

1 //ECE6370
2 //Author: Rahul Verma, 221462
3 //Name of the module: scoreboard
4 //Description: this module is responsible for keeping
5 //track of the score of the player in each round.
6 //The score is incremented everytime the player enters
7 //a correct number which will add up to F with the random
8 //number generated by rng module.
9
10 module scoreboard (bcdOnes, bcdTens, pulse_in, reconfig, clk, rst);
11   input clk, rst;
12
13   input pulse_in, reconfig;
14
15   output [3:0] bcdOnes, bcdTens;
16   wire carry_ones_tens, carry_tens;
17
18   bcdCounter bcdCounterOnes (.bcd_out (bcdOnes), .bcd_carry_out (carry_ones_tens), .pulse_in(pulse_in), .reconfig(reconfig), .clk(clk), .rst(rst));
19   bcdCounter bcdCounterTens (.bcd_out (bcdTens), .bcd_carry_out (carry_tens), .pulse_in(carry_ones_tens), .reconfig(reconfig), .clk(clk), .rst(rst));
20
21 endmodule
22

```

Figure 7.0.41: Scoreboard


```

Lab4_VERMA_Rahul.v* X countToHund.v X countToTen.v X mux_2_1.v X scoreboard.v X bcdCounter.v X
1 //module that counts from 0 to 9 and resets back to 0 with a carry pulse out every time it reaches 9
2 module bcdcounter (bcd_out, bcd_carry_out, pulse_in, reconfig, clk, rst);
3     input clk, rst, reconfig;
4     input pulse_in;
5     output [3:0] bcd_out;
6     output bcd_carry_out;
7     reg [3:0] bcd_out;
8     reg bcd_carry_out;
9
10    always @(posedge clk) begin
11        if(rst == 1'b0) begin
12            bcd_out <= 4'd0;
13            bcd_carry_out <= 1'b0;
14        end // if(rst == 1'b0)
15        else begin
16            if (reconfig == 1'b1) begin
17                bcd_out <= 4'd0;
18                bcd_carry_out <= 1'b0;
19            end // if (reconfig == 1'b1)
20            else begin
21                bcd_carry_out <= 1'b0;
22                if (pulse_in == 1'b1) begin
23                    if (bcd_out == 4'd9) begin
24                        bcd_carry_out <= 1'b1;
25                        bcd_out <= 4'd0;
26                    end // if (bcd_out == 4'd9)
27                    else begin
28                        bcd_out <= bcd_out + 4'd1;
29                    end // else
30                end // if (pulse_in == 1'b1)
31            end // else
32        end // always
33    end
34 endmodule
35

```

Figure 7.0.42: BCD counter

```

Lab4_VERMA_Rahul.v* X countToHund.v X countToTen.v X mux_2_1.v X
1 //ECE6370
2 //Author: Rahul verma, 221462
3 //Name of the module: buttonShape
4 //Description: This is a button shaper module
5 //which creates a single pulse as an output whenever
6 //push button is pressed and no new pulse is generated
7 //as long as the button is being pushed down.
8 //inputs: b_in, clk, rst (all single bits)
9 //output: b_out (single bit)
10
11 module buttonShaper (b_out,b_in, clk, rst);
12
13     input b_in;
14     input clk, rst;
15     output b_out;
16     reg b_out;
17     parameter INIT = 0, PULSE = 1, WAIT = 2;
18     reg [1:0] state, nextState;
19
20     always @(state,b_in) begin
21         case (state)
22             INIT: begin
23                 b_out = 1'b0;
24                 if (b_in == 1'b0) begin
25                     nextState = PULSE;
26                 end // if (b_in = 1'b1)]
27             else begin
28                 nextState = INIT;
29             end // else
30         end // INIT
31         PULSE: begin
32             b_out = 1'b1;
33             nextState = WAIT;
34         end // PULSE?
35         WAIT: begin
36             b_out = 1'b0;
37             if (b_in == 1'b1) begin
38                 nextState = INIT;
39             end //?b_in?=1'b1?
40         else begin
41             nextState = WAIT;
42         end
43     end
44 endmodule
45

```


Figure 7.0.43: Button shaper (1 of 2)

```

40         else begin
41             nextState = WAIT;
42         end //else
43     end // WAIT
44 endcase // case
45 end // always
46
47 always @ (posedge clk) begin
48     if (rst == 1'b0) begin
49         state <= INIT;
50     end // if?rst ? 1'b0?
51     else begin
52         state<= nextState;
53     end // else
54 end // always
55 endmodule // module buttonShapper|
56
57
58

```

Figure 7.0.44: Button shaper (2 of 2)



```

1 //ECE 6370
2 // Author: Rahul Verma, 2251462
3 //Name of module: Load register
4 //Description: This is load register module.
5 //This module has 4 input clk, rst,load, D_in
6 //and one output D_out
7 //D_in,D_out are 4 bits and others are 1 bit.
8 module loadRegister( D_in, clk, rst, load, D_out);
9     input [3:0] D_in;
10    input clk,rst;
11    input load;
12    output [3:0] D_out;
13    reg [3:0] D_out;
14
15    always @(posedge clk)
16    begin
17        if(rst==1'b0)
18        begin
19            D_out<=4'h0;
20        end
21        else begin
22            if(load==1'b1)
23            begin
24                D_out<=D_in;
25            end
26        end
27    end
28 endmodule
29
30

```

Figure 7.0.46: Load register

```

1 //Description: Take a 4-bit number and decodes
2 //into 7-bits, number for driving the 7-segment
3 //display which require 7-bits signal.
4 module decoder_7seg (decoder_out, decoder_in) ;
5     input [3:0] decoder_in;
6     output [6:0] decoder_out;
7     reg [6:0] decoder_out;
8     always @(decoder_in)
9     begin
10         case (decoder_in)
11             4'b0000: begin decoder_out = 7'b1000000; end
12             4'b0001: begin decoder_out = 7'b1111001; end
13             4'b0010: begin decoder_out = 7'b0100100; end
14             4'b0011: begin decoder_out = 7'b0110000; end
15             4'b0100: begin decoder_out = 7'b0011001; end
16             4'b0101: begin decoder_out = 7'b0010010; end
17             4'b0110: begin decoder_out = 7'b1000010; end
18             4'b0111: begin decoder_out = 7'b1111000; end
19             4'b1000: begin decoder_out = 7'b0000000; end
20             4'b1001: begin decoder_out = 7'b0010000; end
21             4'b1010: begin decoder_out = 7'b0100000; end
22             4'b1011: begin decoder_out = 7'b0000011; end
23             4'b1100: begin decoder_out = 7'b1000110; end
24             4'b1101: begin decoder_out = 7'b0100001; end
25             4'b1110: begin decoder_out = 7'b0000110; end
26             4'b1111: begin decoder_out = 7'b0001110; end
27             default: begin decoder_out = 7'b1111111; end
28         endcase
29     end
30 endmodule
31
32

```

Figure 7.0.49: 7-segment decoder

```

1 //ECE6370
2 //Author:Rahul Verma.
3 //Name of the module: adder
4 //Description: takes two 4-bits numbers as input.
5 //adds then and output a 4-bit number? Any carry generated
6 //is discarded.
7 module adder (sum, number_1, number_2);
8     input [3:0] number_1, number_2;
9     output [3:0] sum;
10    reg [3:0] sum;
11    always @ (number_1, number_2)
12    begin
13        sum = number_1 + number_2;
14    end
15 endmodule
16

```

Figure 7.0.51: Adder

```

1 //ECE6370
2 //Author: Rahul Verma,
3 //Name of the module: verification
4 //Description: this module drives "matched" signal high
5 //and "unmatched" signal low when the "sum" is 4'hF
6 //else "matched" is driven low and "unmatched" is high
7 module verification (matched, unmatched, sum);
8     input [3:0] sum;
9     output matched, unmatched;
10    reg matched, unmatched;
11    always @(sum)
12    begin
13        if (sum == 4'hF)
14            begin matched = 1'b1; unmatched = 1'b0; end
15        else
16            begin matched = 1'b0; unmatched = 1'b1; end
17    end
18 endmodule
19
20

```

Figure 7.0.53: Verification