




Best resource:



<https://youtube.com/playlist?list=PLeFoe3FAv19dfNDjiUeJ6sD91vzPRqbch&si=tua0KsY7DUeApFYK>



Essential instructions:

$S0-S11$: Registers

$t0-t6$: Temp s

Zero : constant 0

ra : Read address

Assembly code:

Arithmetic:

add $S0, S1, S2$ $S0 = S1 + S2$

addi $S0, S1, 3$ $S0 = S1 + 3$

sub $S0, S1, S2$ $S0 = S1 - S2$

subi $S0, S1, 3$ $S0 = S1 - 3$

mulh $S0, S1, S2$ $S0 = S1 \times S2$ (But only the upper 32-bit)

mul $S0, S1, S2$ $S0 = S1 \times S2$ (Only the lower 32-bit)

$\text{div } S0, S1, S2 \quad S0 = S1 / S2 \text{ (Quotient)}$
 $\text{rem } S0, S1, S2 \quad S0 = S1 \% S2 \text{ (Remainder)}$

Loading/Storeing

$\text{ld} : \text{load double}$
 $\text{sd} : \text{store double}$ } 64-bits
 $\text{lw} : \text{load word}$
 $\text{sw} : \text{store word}$ } 32-bits
 $\text{lh} : \text{load byte}$
 $\text{sh} : \text{store byte}$

$\text{ld} \quad \underbrace{\text{reg/temp}}_{\text{Destination}} \quad \underbrace{\text{offset(base)}}_{\text{Value}}$
 $\text{sw} \quad \underbrace{\text{reg/temp}}_{\text{Value}} \quad \underbrace{\text{offset(base)}}_{\text{Destination}}$

→ can be both decimal & hex.

Example problem

Q2 [5 Marks]

Assume that the base address of the array A, B, C, and D are already available in registers x20, x21, x22, and x23 respectively. Write the RISC-V assembly code for the following code segment. Please consider the size of each array element as 8 bytes.

$A[7] = B[10] + C[22] + D[13]$

```

ld  s0, 80(x21)
ld  s1, 176(x22)
ld  s2, 104(x23)
add t0, s0, s1
add t0, t0, s2

```

1d 40, 56(x20)