Hardware Architecture for Deep Learning - CS6490. Spring 2023-24. Dept. of CSE, IIT Hyderabad

Quiz-3

Total marks: 10

Time: 12 minutes

Name: Rahul Vignes waran K
Roll number: CS23MTECH02002
In CNN accelerators, the area occupied by compute units is significantly larger than that of local storage (buffers or SRAMs): [1] a. True b. False
2. Huffman encoding is a lossless compression scheme: [1] a. True b. False
3. Briefly explain how/why loop tiling improves the execution time. [2] > Loop tiling would reuse that specific tile at hand > This way we process those tiles in dividually instead of iporocessing as whole. But why is more efficient
4. Briefly explain the importance of using a dual-port SRAM in accelerators. [2] > When there are 2 fort, we can use the I fort to write things onto the SRAM while reading out through another.

> So we do have to wait for the reading to be done in order to start writing. Both can happen at Same time, saving wasted waiting time. 5. Consider the 4x4 matrix as shown below and assume that we have 4 bins 0, 1, 2, 3 with centroids as -1.0, 0.0, 1.0, and 2.0, respectively. Encode the matrix using these bins in a similar manner as discussed in the Deep Compression paper. [2]

2.10	-1.10	2.09	1.05
0.07	-1.02	1.31	-0.01
2.03	-0,06	1.02	1.99
-1.01	2,01	1.12	-0,98

1.5

Assuming that each value in the original matrix uses 32-bits, calculate the storage requirements (in bits) for the original and the encoded representation. [2]

Oviginal: 16 x 32 - dit.

Envoded: 0 - stimes

1 - stimes

2 - 4 times

3 - 6 times 128+3 - 131 lits >> Original