


CEASER



Use of
handle edge cases

to use
during
transition

Next key

Already
remapped

Next key

Set index \sim SPtr

Yet to
remap

Cur key

Set index \geq SPtr

TIMECACHE :

Prevent
flush + reload
attack

Timecach

S-sets

Keeps track
of which
core accessed
it

Does first
access miss
if S-set doesn't

Time stamp

T_C

T_S

Time
line was
divided

Time
a core
accessed

Does first
access miss
if $T_C > T_S$

match



Prevents timing side channel

Reset S-bit



Makes sure S-bit is changed based on time



First access miss

Even if the block exists, a miss is initiated



Lower is thrown and the LLC data is used

Why?



LLC has the most updated data of that block