

# Hazards in pipelining

<https://youtu.be/h0lentwmZLU>


- Data Hazards
- Structural Hazards
- Control Hazard
- The flow chart problem!

## 5 steps of RISC data path:

Each can take at most 5 clock cycles.

- 1) IF - Instruction Fetch
- 2) ID - Instruction Decode
- 3) EX - Execution
- 4) MEM - Memory access cycle
- 5) WB - Write-back

Mnemonics: Fetch it,  
then decode it,  
then execute it,  
then access the  
memory to do  
write back



## Hazards:

Circumstances that would cause incorrect execution if next instruction is fetched and executed

### → Structural Hazard:

Different instructions, at different stages simultaneously want the same hardware.  $I_1$  &  $I_2$  wants the same hardware.

### → Data Hazard:

An instruction requires a data, to be computed by a

previous instruction still in pipeline.

$I_1$  is still in pipeline.  
 $I_2$  requires  $I_1$ .

→ Control hazards:

An instruction has conditional dependence on a previous instruction.  $I_2$  execution is based on conditional outcome of  $I_1$ .

Solution:

1) Structural hazard:

→ Wait/stall

→ Duplicate hardware

2) Data hazard:

Instruction Types and Stages
Let's break down what happens in each stage for typical RISC-V instructions:
• sub, add, addi, subi: These are ALU instructions.
• IF: Instruction is fetched.
• ID: Registers are read, immediate values are decoded (for addi, subi).
• EX: The ALU performs the subtraction/addition.
• MEM: (No memory operation is required.)
• WB: The result is written back to a register.
• ld (load): Load from memory.
• IF: Instruction is fetched.
• ID: Registers are read, immediate values for address offset are decoded.
• EX: Address is calculated.
• MEM: Data is loaded from memory.
• WB: Loaded data is written back to a register.
• sd (store): Store to memory.
• IF: Instruction is fetched.
• ID: Registers are read, immediate values for address offset are decoded.
• EX: Address is calculated.
• MEM: Data is written to memory.
• WB: (No write-back to register, as the result is stored in memory)

By this time  
it will be done

Important:

→ Every instruction would take almost 5 cycles.

Types of data hazards:

1) Read After Write (RAW) : Data dependence.

I : add  $\textcircled{R1}$ , R2, R3

J : sub R4,  $\textcircled{R1}$ , R3

J is reading before I writes on it

2) Write After Read (WAR) : Anti-dependence. Because of reuse of reg R1.

I : sub R4, R1, R3 ] WAR

J : add R1, R2, R3 ] RAW

K : mul R6, R1, R7 ]

→ Say due to some issue I is not executed, then J would modify R1 before I could read the old R1.

3) Write After Write (WAW) : Output dependence. Because of reuse of R1.

I : sub R1, R4, R3

J : add R1, R2, R3


K : mul R6, R1, R7

→ If I writes in R1 before J, then K would access the wrong R1.

→ WAR & RAW cannot happen in, in-order pipelines, MIPS5.

Handling data hazard: (Just RAW):

1) Data forward



\* But the needs should be always after the ALU aka EX.

2) Use stalls when nothing can be done

3) Re-arranging the instructions without affecting the correctness.

(Eg.)  $a = d + c$        $a, d, c, d, e, f$  are in memory.  
 $d = e - f$

		End cycle	
	lw Rb, b	5	
RAW {	lw Rc, C	6	
	add Ra, Rd, Rc	8 (Stall 1)	$IF \rightarrow ID \rightarrow EX \rightarrow MEM$
	sw a, Ra	9	$IF \rightarrow ID \rightarrow EX$

lw Re, e 10

lw Rf, cf 11

sub Rd, Re, Rf 13 (Stall)

sw d, Ra 14

Now lets use re-arranging,

lw Rd, d 5

lw RC, C 6

lw Re, e 7

add Ra, Rd, RC 8

lw Rf, f 9

sw a, Ra 10

sub Rd, Re, Rf 11

sw d, Ra 12


add	$x_2, x_3, x_4$			
ld	$x_3, b(x_2)$	RAW	- 1 stall	
sub	$x_3, x_3, x_4$	WAR	- Not possible	
sd	$x_3, b(x_4)$	WAW	- Not possible	
ld	$x_7, t(x_3)$	RAW	- 1 stall	
add	$x_6, x_7, x_8$	RAW	- 1 stall	
addi	$x_8, x_7, 45$	No hazard		
add	$x_{12}, x_{13}, x_{14}$	No hazard		

3 stalls.

Rearranged:

add	$x_2, x_3, x_4$		
add	$x_{12}, x_{13}, x_{14}$	No Hazard	
ld	$x_3, b(x_2)$	No Hazard	
sub	$x_3, x_3, x_4$	WAR	
sd	$x_3, b(x_4)$	WAW	
ld	$x_7, t(x_3)$	RAW	
add	$x_6, x_7, x_8$	RAW	
addi	$x_8, x_7, 45$		

add ~~x2~~, x3, x4  
 ld x3, b(x2)  
 sub x3, x3, x4  
 sd x3, b(x4)  
 ld x7, t(x3)  
 add x6, x7, x8  
 addi x8, x7, 45  
 add x12, x13, x14



add  
 addi  
 sub  
 subi

] → ALU → Data available at EX

ld → Data available at MEM  
 ld → Data required at EX

## Instruction Types and Stages

Let's break down what happens in each stage for typical RISC-V instructions:

- **sub, add, addi, subi**: These are ALU instructions.
  - **IF**: Instruction is fetched.
  - **ID**: Registers are read, immediate values are decoded (for `addi`, `subi`).
  - **EX**: The ALU performs the subtraction/addition.
  - **MEM**: (No memory operation is required.)
  - **WB**: The result is written back to a register.
- **ld (load)**: Load from memory.
  - **IF**: Instruction is fetched.
  - **ID**: Registers are read, immediate values for address offset are decoded.
  - **EX**: Address is calculated.
  - **MEM**: Data is loaded from memory.
  - **WB**: Loaded data is written back to a register.
- **sd (store)**: Store to memory.
  - **IF**: Instruction is fetched.
  - **ID**: Registers are read, immediate values for address offset are decoded.
  - **EX**: Address is calculated.
  - **MEM**: Data is written to memory.
  - **WB**: (No write-back to register, as the result is stored in memory.)