

The topics that I will cover next are:

- Multicycle pipeline.
- Out-of-order execution (O3)
- Pipeline scheduling.

Tomasulo:

Instruction	Issue	Execute	Writeback
LD F6, 32(R2)	✓	✓	
LD F2, 44(R3)	✓		
MULD F0, F2, F4	✓		
SUBD F8, F2, F6	✓		
DIVD F10, F0, F6	✓		
ADDD F6, F8, F2	✓		

Name	Busy?	Op	V _j	V _k	Q _j	Q _k	A
Load 1	Yes ✓	LD ✓					32 + Reg(R2) ✓
Load 2	Yes ✓	LD ✓					44 + Reg(R3) ✓
Add 1	Yes ✓	SUBD ✓			Load 2 ✓	Load 1 ✓	
Add 2	Yes ✓	ADDD ✓			Add 1 ✓	Load 2 ✓	
Add 3	No						
Mul 1	Yes ✓	MULD ✓		Reg(F4) ✓	Load 2 ✓		
Mul 2	Yes ✓	DIVD ✓			Mul 1 ✓	Load 1 ✓	

F0	F2	F4	F6	F8	F10
Mul 1 ✓	Load 2 ✓	0	Load 1 ?	Add 1 ✓	Mul 2 ✓
			Add 2 ✓		

is it the same?

- Scoreboarding & Tomasulo same?
- How to do issue, execute and WB?
- How many cycle for each?
- Once Q becomes available, what to write in V?
- How to know mul. D is ready to write?
- Will loop come?

- What is DADDIU & BNE?
- Will you give # reservation stations?
- What to if all values are available? Should we still put in station?
- When to write Mem [Reg] & When to write Reg?
- Temp variable?
- WAW & WAR hazards where? → Two WB at the same time?

	Inst	Issue	Execute	WB
2	LD F6, 32(R2)	✓ 1	2-3	4
	LD F2, 44(R3)	✓ 2	3-4	5
	MULD F0, F2, F4	✓ 3		
	SUBD F8, F2, F6	✓		
	DIVD F10, F0, F6	✓		
	ADD F6, F8, F2	✓		

Reservation station

Cycle
X ≠ 0..

	Busy	Op	Vj	Vk	Qj	Qk	A
Load 1	Yes ✓	LD ✓					32 + Reg[R2] ✓
Load 2	Yes ✓	LD ✓					44 + Reg[R3] ✓
Add 1	Yes ✓	Sub-D ✓			Load 2 ✓	Load 1 ✓	
Add 2	Yes ✓	Add ✓			Add 1 ✓	Load 2 ✓	
Add 3	No ✓						
Mul 1	Yes ✓	MULD ✓		Mem Reg[F2] ✓	Load 2 ✓		
Mul 2	Yes ✓	Divd ✓			Mul 1 ✓	Load 1 ✓	

Register Status

F0

Multi

F2

Add2

F4

0

F6

Load1
Add2

F8

Add1

F10

Multi