

Hardware Architecture for Deep Learning - CS6490. Spring 2023-24.

Dept. of CSE, IIT Hyderabad

Quiz-3

Total marks: 10

Time: 12 minutes

Name: Rahul Vigneshwaran K

Roll number: CS23MTECH02002

7

1. In CNN accelerators, the area occupied by compute units is significantly larger than that of local storage (buffers or SRAMs): [1]

- a. True
b. ☒ False

2. Huffman encoding is a lossless compression scheme: [1]

- a. ☒ True
b. False

3. Briefly explain how/why loop tiling improves the execution time. [2]

→ Loop tiling would reuse that specific tile at hand.
→ This way we process those tiles individually instead of processing as whole.

But why is processing more efficient?
tile-wise

0

4. Briefly explain the importance of using a dual-port SRAM in accelerators. [2]

→ When there are 2 ports, we can use the 1 port to write things onto the SRAM while reading out through another.

→ So we do not have to wait for the reading to be done in order to start writing. Both can happen at same time, saving wasted waiting time.

2

5. Consider the 4x4 matrix as shown below and assume that we have 4 bins 0, 1, 2, 3 with centroids as -1.0, 0.0, 1.0, and 2.0, respectively. Encode the matrix using these bins in a similar manner as discussed in the Deep Compression paper. [2]

2.10 3	-1.10 0	2.09 3	1.05 2
0.07 1	-1.02 3	1.31 2	-0.01 1
2.03 3	-0.06 1	1.02 2	1.99 3
-1.01 0	2.01 3	1.12 2	-0.98 0

3 0 3
3 0 3 2
1 3 2 1
3 1 2 3
0 3 2 0

-1.0
0.0
1.0
2.0

1.5

Assuming that each value in the original matrix uses 32-bits, calculate the storage requirements (in bits) for the original and the encoded representation. [2]


Original : 16×32 - bits ✓

Encoded : 0 - 3 times
1 - 3 times
2 - 4 times
3 - 6 times

1.5

0 - 10 0 - 3 bit x 3
1 - 10 1 - 3 bit x 3
2 - 11 - 2 bit x 4
3 - 0 - 1 bit x 6
32 bits.

→ Index



~~16 x 32~~
4 centroid x 32 bits + 3 bits
 $128 + 3 = 131$ bits → original