

[illegible]

In canonical minterm form, this is represented as:

-  $F = \sum m(32 \text{ to } 63, 96, 123 \text{ to } 127, 160 \text{ to } 191, 224 \text{ to } 255)$ , where F is the function

represented by the Karnaugh map.

Simplifying this function using the Karnaugh map grouping:

BLUE:  $A7'A6'A5$

PINK:  $A7'A5A4'A3'A2'A1'A0'$

YELLOW:  $A7'A6A5A4A3A2$

LIGHT BLUE:  $A7'A6A5A4A3A2'A1A0$

GREEN:  $A7A5$

Summing these up, we have Sum of Products form:  $A7'A6'A5 + A7'A5A4'A3'A2'A1'A0' + A7'A6A5A4A3A2 + A7'A6A5A4A3A2'A1A0 + A7A5$

This expression can be written in sum-of-products standard form if we were to distribute the terms, but for this Verilog implementation, I will leave it in this compact form, since we have already represented it in canonical minterm form.

Minimization Process: As shown above, the minimization for this expression was done through Karnaugh maps. Taking the canonical minterm form, I used an 8-variable Karnaugh map to derive the minimized SOP through 5 different groupings.


#### **Stress-testing and finding the smallest valid inter-input delay and the greatest invalid inter-input delay:**

After implementing the Boolean expression into Verilog, I began to test my circuit. Since I have and gates, not gates, and or gates (and they run in parallel), it is expected that the circuit takes no more than 25 ns to complete based on the gate propagation delays. This was found to be true for all 19 test cases (delay here means how long the gate took, not the delay in between test cases):


Measuring gate propagation delays for each input...

```
Input 40 ((): Delay = 25000 ns
Input 72 (H): Delay = 20000 ns
Input 183 (⌈): Delay = 20000 ns
Input 131 (â): Delay = 20000 ns
Input 124 (|): Delay = 25000 ns
Input 20 (:): Delay = 20000 ns
Input 235 (δ): Delay = 20000 ns
Input 97 (a): Delay = 20000 ns
Input 65 (A): Delay = 0 ns
Input 122 (z): Delay = 4000 ns
Input 71 (G): Delay = 4000 ns
Input 109 (m): Delay = 4000 ns
Input 146 (Æ): Delay = 4000 ns
Input 48 (Ø): Delay = 25000 ns
Input 207 (⊥): Delay = 20000 ns
Input 58 (:): Delay = 25000 ns
Input 123 ({): Delay = 4000 ns
Input 148 (ö): Delay = 16000 ns
Input 127 (): Delay = 25000 ns
```

To confirm, here is also a screenshot of my GTKWave with a marker at 25 nanoseconds, showing that the circuit completed within that timeframe: [\(better quality image here\)](#)



However, something to note is that while the circuit may complete within 25 nanoseconds, it does not exhibit the correct behavior with a 25-nanosecond delay between each test case. From testing, I found that the **greatest invalid inter-input delay is 25 nanoseconds**, where certain test cases fail. Below, you can see that at 25 nanoseconds, the circuit does not output the correct value: [\(better quality image here\)](#)




Console output at 25ns: (format: PASS/FAIL: Input | Expected | Output)

```
PS C:\Users\raih\Downloads\csc211-proj1> iverilog -o toUpper_tb.vvp toUpper.v toUpper_tb.v; vvp toUpper_tb.vvp
VCD info: dumpfile toUpper.vcd opened for output.
FAIL: ( | ( |
PASS: H | H | H
PASS: 1 | 1 | 1
PASS: â | â | â
FAIL: | | | \
PASS: | | |
PASS: ô | ô | ô
PASS: a | A | A
PASS: A | A | A
PASS: z | Z | Z
PASS: G | G | G
PASS: m | M | M
PASS: Æ | Æ | Æ
FAIL: Ø | Ø |
PASS: ± | ± | ±
FAIL: : | : | ?
PASS: { | { | {
PASS: ö | ö | ö
FAIL: | | _
Summary: 14 passed, 5 failed (out of 19)
toUpper_tb.v:42: $finish called at 475000 (1ps)
```

As you can see, 5 test cases failed at 25 ns, showing that it is not a long enough delay. This makes sense because the circuit takes 25 nanoseconds to complete, so there has to be a bigger delay.

After testing, I found the **smallest valid inter-input delay** to be 26 nanoseconds: [\(better quality image here\)](#)



The circuit outputs the correct value with a 26-nanosecond delay, compared to a 25-nanosecond delay, where it does not output the correct value at 25ns, but rather a nanosecond later.

Console output with a 26-nanosecond delay: (format: PASS/FAIL: Input | Expected | Output)

```
PS C:\Users\raiha\Downloads\csc211-proj1> iverilog -o toUpper_tb.vvp toUpper.v toUpper_tb.v; vvp toUpper_tb.vvp
VCD info: dumpfile toUpper.vcd opened for output.
PASS: ( | ( | (
PASS: H | H | H
PASS: 1 | 1 | 1
PASS: â | â | â
PASS: | | |
PASS: | |
PASS: ô | ô | ô
PASS: a | A | A
PASS: A | A | A
PASS: z | Z | Z
PASS: G | G | G
PASS: m | M | M
PASS: Æ | Æ | Æ
PASS: Ø | Ø | Ø
PASS: ÷ | ÷ | ÷
PASS: : | : | :
PASS: { | { | {
PASS: ö | ö | ö
PASS: | |
Summary: 19 passed, 0 failed (out of 19)
toUpper_tb.v:42: $finish called at 494000 (1ps)
```

As you can see, all test cases pass successfully at 26 nanoseconds with a total runtime of 494 nanoseconds ( $26 \text{ ns} * 19 \text{ test cases} = 494\text{ns}$ )

Therefore, the minimum delay such that the circuit exhibits correct behavior is at 26 nanoseconds.

**Provide a screenshot of the waveform visualization of the output:**

Here is an image of the output for all 19 test cases: [\(better quality image here\)](#)

