

EE 648 – VLSI Design

Binary Coded Hexadecimal for a 7 Segment
Display



Ryker DIAL
Cody GOSSEL
Zach KREHLIK

February 17, 2017

Contents

1	Top Level Design	1
2	Detailed Design	1

1 Top Level Design

2 Detailed Design




Figure 1: Circuit top level layout

$$a = \overline{(\overline{A}\overline{B}\overline{C}\overline{D})(\overline{A}\overline{B}\overline{C}\overline{D})(\overline{A}\overline{B}\overline{C}\overline{D})(\overline{A}\overline{B}\overline{C}\overline{D})} \quad (1)$$

$$b = \overline{(\overline{A}\overline{B}\overline{C}\overline{D})(\overline{B}\overline{C}\overline{D})(\overline{A}\overline{C}\overline{D})(\overline{A}\overline{B}\overline{D})} \quad (2)$$

$$c = \overline{(\overline{A}\overline{B}\overline{C}\overline{D})(\overline{A}\overline{B}\overline{D})(\overline{A}\overline{B}\overline{C})} \quad (3)$$

$$d = \overline{(\overline{B}\overline{C}\overline{D})(\overline{A}\overline{B}\overline{C}\overline{D})(\overline{B}\overline{C}\overline{D})\overline{A}\overline{B}\overline{C}\overline{D}} \quad (4)$$

$$e = \overline{(\overline{A}\overline{D})(\overline{B}\overline{C}\overline{D})(\overline{A}\overline{B}\overline{C})} \quad (5)$$




Figure 2: Block a Gate Level Schematic

$$f = \overline{(\overline{A}BD)(\overline{A}BC)(\overline{A}CD)(AB\overline{C}D)} \quad (6)$$

$$g = \overline{(\overline{A}\overline{B}\overline{C})(\overline{A}BCD)(AB\overline{C}\overline{D})} \quad (7)$$




Figure 3: Block b Gate Level Schematic




Figure 4: Block c Gate Level Schematic




Figure 5: Block d Gate Level Schematic




Figure 6: Block e Gate Level Schematic




Figure 7: Block f Gate Level Schematic




Figure 8: Block g Gate Level Schematic