## EE 648 – VLSI Design Binary Coded Hexadecimal for a 7 Segment Display



Ryker DIAL
Cody Gossel
Zach Krehlik

February 17, 2017

## Contents

1	Top Level Design	1
2	Detailed Design	1

## 1 Top Level Design

## 2 Detailed Design




Figure 1: Circuit top level layout

$$a = \overline{(\bar{A}\bar{B}\bar{C}D)(\bar{A}B\bar{C}\bar{D})(\bar{A}\bar{B}CD)(\bar{A}B\bar{C}D)}$$
(1)

$$b = \overline{(\overline{A}B\overline{C}D)}\overline{(BC\overline{D})}\overline{(ACD)}\overline{(AB\overline{D})}$$
 (2)

$$c = \overline{(\overline{A}\overline{B}C\overline{D})(\overline{A}B\overline{D})}\overline{(A}B\overline{C})}$$
 (3)

$$d = \overline{(\bar{B}\bar{C}D)(\bar{A}B\bar{C}\bar{D})(\bar{B}CD)}\overline{A\bar{B}C\bar{D}}$$

$$\tag{4}$$

$$e = \overline{(\bar{A}D)(\bar{B}\bar{C}D)(\bar{A}B\bar{C})}$$
 (5)




Figure 2: Block a Gate Level Schematic

$$f = \overline{(\bar{A}\bar{B}D)}\overline{(\bar{A}\bar{B}C)}\overline{(\bar{A}CD)}\overline{(\bar{A}B\bar{C}D)}$$
 (6)

$$g = \overline{(\bar{A}\bar{B}\bar{C})(\bar{A}BCD)(\bar{A}B\bar{C}\bar{D})}$$
 (7)




Figure 3: Block b Gate Level Schematic




Figure 4: Block c<br/> Gate Level Schematic  $\,$ 




Figure 5: Block d Gate Level Schematic




Figure 6: Block e Gate Level Schematic




Figure 7: Block f Gate Level Schematic




Figure 8: Block g Gate Level Schematic