# A 12-bit Segmented SAR ADC in TSMC 65nm LP CMOS

#### 1. The circuit to be tested

The cell view of the circuit to be tested is called 12b\_ADC\_TOP. Its schematic is printed out in the file called 12b\_ADC\_TOP@ADC\_Layout,12b\_ADC\_TOP,schematic.pdf in the file folder UW\_65nm\_SARADC\_Hierarchical\_Schematics\_pdf. Its symbol is shown in Figure 1.




Figure 1. The symbol of the 12b\_ADC\_TOP

## The pin definition is

- VIP, VIN: differential input pins to the ADC
- AVDD, AVSS: analog power supply and ground pins
- DVDD, DVSS: digital power supply and ground pins
- VRP, VRN, VCM: reference P, N and common mode level of the reference to the ADC
- CK\_IN: sample clock to the ADC
- VCT\_DLYF, VCT\_DLY: control pins for tuning the delay in the fine and coarse asynchronous comparators, which are controlled by the on-chip SPI
- VRCTL: control pins for choosing either on-chip reference or off-chip reference, which is controlled by the on-chip SPI
- SPI\_CHX\_CKO: control pin to observe the output clock CKO It is controlled by the on-chip SPI
- N<1:4>, P<1:4>: for coarse comparator digital calibrations at N-side and P-side. They are controlled by SPI.
- DOUT<12:0>: digital outputs which have one redundant bit
- CKO: The output clock that can be either sample clock or the Done signal. It is controlled by SPI\_CHX\_CKO

## 2. Power consumption and Dynamic Performance Simulation

### 2.1. Pre-layout simulation

The testbench to test ADC power consumption and dynamic performance is "tb\_ADC\_single" shown in Figure 2. The ADE transient simulation setup is shown in Figure 3. The power consumption of analog, digital and reference are tested separately, their average currents are 9.9uA, 71.3uA, and 18.77uA, respectively. The dynamic performance is calculated in Figure 4.




Figure 2. The testbench for the ADC power consumption and dynamic performance.




Figure 3. The ADE setup for the testbench in Figure 2.




Figure 4. The dynamic performance of the ADC in pre-layout simulation.

## 2.2. Post-layout simulation

The testbench for the post-layout simulation is the same as the pre-layout simulation shown in Figure 2. But with the cell 12b\_ADC uses parasitic extraction netlist in calibre view. The simulated analog current  $I_A = 19.52 \, uA$ , digital current  $I_D = 146uA$  and the reference current is  $I_{Ref} = 24.36uA$ . The dynamic performance is shown in Figure 5.




Figure 5. The dynamic performance of the ADC in post-layout simulation.