							C0	SO S	1 S2 S3	MDR_MEM/BUS	A寄存器选择	B寄存器选择	\WR	\RD			<u>CP选择</u>	HALT	后继微地址形成
指令	合并的微指令	微指令文字描述		控存内容	23	22	21		18 17	16	15 14	13 12	11	10	9 8	7	6 5 4	3	2 1 0
	00000000	PC->A, A->ALU->MAR	00	324061	0	0	1	10	01	0	01, A选PC	00	0	0			110	0	001, μPC+1
Ti III- A	00000001	M (MAR) ->MDR	01	000451	0		0		00	0, 内存到MDR	00	00	0	1			101	0	001, μPC+1
取指令	00000010 00000011	PC+1->PC MDR->ALU->IR	02	000031	0	U	0	00 10	00	0	00	00 01,B选MDR	0	0			011 100	0	001, μ PC+1 001, μ PC+1
	00000011	XJP	03	321041 000004	0	0	- 1	00	01	0	00	01, BXEMDR	0	0			000	0	100, 按XJP寻址
	00000100	AJF	05	000004	0	0	0	00	00	0	00	00	U	0			000	0	100,按加下寸机
	00000101		06	000000															
	00000111		07	000000															
	00001000		08	000000															
	00001001		09	000000															
	00001010			000000															
	00001011		0B	000000															
	00001100			000000															
	00001101 00001110			000000															
	00001110			000000															
	00001111			000000															
	00010000		11	000000															
	00010001			000000															
	00010011		13	000000															
	00010100			000000															
	00010101		15	000000															
	00010110		16	000000															
	00010111		17	000000															
	00011000 00011001			000000															
	00011001			000000															
	00011010			000000															
	00011100			000000															
	00011101		1D	000000															
	00011110			000000															
	00011111			000000															
LOAD	00100000	MDR->ALU->ACC	20	321411	0	0	1	10	01	0	00	01,B选MDR	0	1			001	0	001, μPC+1
	00100001	JP无条件转移	21	000002	0	0	0	00	00	0	00	00	0	0			000	0	010, 无条件转移
	00100010 00100011			000000															
	00100011			000000															
	00100100			000000															
	00100110			000000															
	00100111			000000															
	00101000		28	000000															
	00101001			000000															
	00101010			000000															
	00101011		2B	000000															
	00101100			000000															
	00101101 00101110		2D	000000															
	00101110			000000															
omonn	00110000	ACC->ALU->MDR->M (MAR)	30	338851	0	0	1	10	01	1, MDR到内存	10, A洗ACC	00	1	0			101	0	001, μPC+1
STORE	00110001	JP无条件转移	31	000002	0	0	0	00	00	0	00	00	0	0			000	0	010, 无条件转移
	00110010			000000															
	00110011			000000															
	00110100		34	000000															
	00110101			000000															
	00110110		36	000000															
	00110111 00111000		37 38	000000															
	00111000			000000															
	00111010			000000															
	00111101			000000															
	00111101		3D	000000															
	00111110		3E	000000															
	00111111			000000															
ADD	01000000	MDR+ACC->ACC		329011	0	0	1	10	01	0	10, A选ACC	01, B选MDR	0	0			001	0	001, μPC+1
	01000001	JP无条件转移		000002	0	0	0	00	00	0	00	00	0	0			000	0	010, 无条件转移
	01000010 01000011			000000															
	01000011	1	43	1000000															

				I		-				. Laterick								
	01000100			000451	0	0		00	00	0,内存到MDR	00	00	0	1		101	0	001, μPC+1
	01000101			329011	0	0		10	01	0	10, A选ACC	01, B选MDR	0	0		001	0	001, μPC+1
	01000110			000002	0	0	0	00	00	0	00	00	0	0		000	0	010, 无条件转移
	01000111			000000														
	01001000			000451	0	0	0	00	00	0, 内存到MDR	00	00	0	1		101	0	001, μPC+1
	01001001		49	329011	0	0	1	10	01	0	10, A选ACC	01,B选MDR	0	0		001	0	001, μPC+1
	01001010		4A	000002	0	0	0	00	00	0	00	00	0	0		000	0	010, 无条件转移
	01001011		4B	000000														
	01001100		4C	000451	0	0	0	00	00	0,内存到MDR	00	00	0	1		101	0	001, μPC+1
	01001101		4D	329011	0	0	1	10	01	0	10, A选ACC	01, B选MDR	0	0		001	0	001, μPC+1
	01001110		4E	000002	0	0	0	00	00	0	00	00	0	0		000	0	010, 无条件转移
	01001111		4F	000000														
MOVIN	01010000	MDR->ALU->ACC	50	321411	0	0		10	01	0	00	01, B选MDR	0	1		001	0	001, μPC+1
MOVIIV	01010001	JP无条件转移	51	000002	0	0	0	00	00	0	00	00	0	0		000	0	010, 无条件转移
	01010010		52	000000														
	01010011		53	000000														
	01010100		54	000000														
	01010101		55	000000														
	01010110		56	000000														
	01010111		57	000000														
	01011000		58	000000														
1	01011001		59	000000														
	01011010		5A	000000														
	01011011		5B	000000														
	01011100		5C	000000														
	01011101		5D	000000														
	01011110		5E	000000														
	01011111		5F	000000														
MONORE	01100000	ACC->ALU->R	60	328421	0	0	1	10	01	0	10, A选ACC	00	0	1		010	0	001, μPC+1
MOVOUT	01100001	JP无条件转移	61	000002	0	0	0	00	00	0	00	00	0	0		000	0	010, 无条件转移
	01100010		62	000000														7,7=741,7,110
	01100011		63	000000														
	01100100			000000														
	01100101		65	000000														
	01100110		66	000000														
	01100111		67	000000														
	01101000		68	000000														
	01101001		69	000000														
	01101010		6A	000000														
	01101011		6B	000000														
	01101100		6C	000000														
	01101101		6D	000000														
	01101110		6E	000000														
	01101111		6F	000000														
	01110000	R->ALU->ACC	70	322411	0	0	1	10	01	0	00	10,B选R	0	1		001	0	001, μPC+1
PLUS	01110001	ACC->ALU+1->ACC	71	008411	0	0		00	00	0	10, A选ACC	00	0	1		001	0	001, μPC+1
	01110010	JP无条件转移	72	000002	0	0			00	0	00	00	0	0		000	0	010, 无条件转移
	01110011	3.763(114(1)		000000	Ü			- 00			00			Ü		000		010,763(114(1)
	01110011	1		000000														
	01110101	1	75	000000														
	01110101		76	000000														
	01110111	1	77	000000														
	01111000		78	000000														
	01111001		79	000000														
	01111010			000000														
	01111010			000000														
	011111011	M (MAR) ->MDR	7C	000451	0	0	0	00	00	0, 内存到MDR	00	00	0	1		101	0	001, μPC+1
SUB	01111101	MDR-(ACC)->ACC	7D	0C9011	0	0			10	0, 1111 21111111	10, A选ACC	01,B选MDR	0	0		001	0	001, μPC+1
555	01111110	JP无条件转移	7E	000002	0	0	0	00	00	0	00	00	0	0		000	0	010, 无条件转移
	10000000	J- 762N 11 13 12	80	000002	0		0	00	00		00		Ü	Ü		000	Ü	V.V, /G/K 1 17/19
	10000000	1	81	000000														
1	10000001		82	000000														
	10000010	+	83	000000														
1	10000011		84	000000														
	10000100	+	85	000000														
1	10000101		86	000000														
	10000110	+	87	000000														
1	10001111		88	000000														
1	10001000	+		000000														
	10001001		09	1000000					I .	1								

	10001010		8A	000000														
	10001011		8B	000000														
	10001100		8C	000000														
	10001101		8D	000000														
	10001101		8E	000000														
			8F	000000														
******	10001111	VI.I. M						0.0	0.0		0.0	0.0				000		0.04
HALT	10010000	HALT	90	000009	0	0	0	00	00	0	00	00	0	0		000	1	001
	10010001		91	000000														
	10010010		92	000000														
	10010011		93	000000														
	10010100		94	000000														
	10010101		95	000000														
	10010101		96	000000														
	10010110		97	000000														
	10011000		98	000000														
	10011001		99	000000														
	10011010		9A	000000														
	10011011		9B	000000														
	10011100		9C	000000														
	10011101		9D	000000														
	10011110		9E	000000														
	10011111		9F	000000														
	10100000	R->ALU->MDR	AO	332451	0		1	10	01	1	00	10, B选R	0	1		101	0	001 n DC+1
00,存储器直接寻址						0	1		01	1				1				001, μPC+1
	10100001	QJP	A1	000003	0	0	0	00	00	0	00	00	0	0		000	0	011,按QJP寻址
	10100010		A2	000000														
	10100011		A3	000000														
	10100100		A4	000000														
	10100101		A5	000000														
	10100110		A6	000000														
	10100111		A7	000000														
-	10101000	PC->A, A->ALU->MAR	A8	324461	0		1	10	01	0	01, A选PC	00	0	1		110	0	001, μPC+1
					0	0	1							1				
01,	10101001	M (MAR) ->MDR	A9	000451	0				00	0, 内存到MDR	00	00	0	1		101	0	001, μPC+1
存储器直接寻址	10101010	MDR->ALU->MAR	AA	321061	0	·		10	01	0	00	01,B选MDR	0	0		110	0	001, μPC+1
11 MINH TEXT A VIE	10101011	PC+1->PC	AB	000031	0			00	00	0	00	00	0	0		011	0	001, μPC+1
	10101100	M (MAR) ->MDR	AC	000451	0	0	0	00	00	0,内存到MDR	00	00	0	1		101	0	001, μPC+1
	10101101	QJP	AD	000003	0	0	0	00	00	0	00	00	0	0		000	0	011,按QJP寻址
	10101110		AE	000000														
	10101111		AF	000000														
	10110000	PC->A, A->ALU->MAR	BO	324461	0	0	1	10	01	0	01, A选PC	00	0	1		110	0	001, μPC+1
10	10110000	PC+1->PC	B1	000031	0	0	0		00	0	00	00	0	0		011	0	001, μPC+1
立即寻址					0	0	0				00			0			0	
	10110010	M (MAR) ->MDR	B2	000451	V	_	0	00	00	0, 内存到MDR		00	0	1		101		001, μ PC+1
	10110011	QJP	В3	000003	0	0	0	00	00	0	00	00	0	0		000	0	011,按QJP寻址
	10110100		B4	000000														
	10110101		B5	000000														
	10110110		В6	000000														
	10110111		B7	000000														
11	10111000	R->ALU->MAR	B8	322461	0	0	1	10	01	0	00	10, B选R	0	1		110	0	001, μPC+1
寄存器间接寻址	10111001	M (MAR) ->MDR	B9	000451	0	0	0		00	0, 内存到MDR	00	00	0	1		101	0	001, μPC+1
-0.11 maiotix d str	10111001	Q.JP	BA	0000431		0	0	00	00	0, P117±1mDK	00	00	0	0		000	0	011,按QJP寻址
	10111010	471	BB	000000	-	0	- 0	- 00	00	0	- 00	- 00	0	0		000	0	O11, 1XAN1 AN
	10111100		BC	000000														
	10111101		BD	000000														
	10111110		BE	000000														
	10111111		BF	000000														
	11000000	PC->A, A->ALU->MAR	CO	324461	0	0	1	10	01	0	O1, A选PC	00	0	1		110	0	001, μPC+1
	11000000	M (MAR) ->MDR	C1	000451	0	0	0	00	00	0, 内存到MDR	00	00	0	1		101	0	001, μPC+1
JMP	11000001	MTP	C2	321035	0	0	1			0, P117±1mDK	00		0	0			0	101
					U	·	1	10	01			01,B选MDR				011		
	11000011	JP无条件转移	C3	000002	0	0	0	00	00	0	00	00	0	0		000	0	010, 无条件转移